

Europäisches Patentamt
European Patent Office
Office européen des brevets



(1) Publication number: 0 575 100 A1

12

### **EUROPEAN PATENT APPLICATION**

(21) Application number: 93304514.8

22) Date of filing: 10.06.93

(51) Int. Cl.5: G01R 31/02, H04L 12/26,

H04Q 1/14

③ Priority: 10.06.92 US 896420 07.09.92 IL 103092

(43) Date of publication of application: 22.12.93 Bulletin 93/51

(A) Designated Contracting States:

AT BE CH DE DK ES FR GB GR IE IT LI LU MC


NL PT SE

(1) Applicant: RIT TECHNOLOGIES LTD. 7 Ha-arad Street Tel Aviv 69710 (IL) (72) Inventor: Krupka, Yaakov 10, Bustanal Street Rehovot 76280 (IL) Inventor: Zisapel, Yehuda 23 Kessofim Street Tel Aviv 69355 (IL)

(4) Representative: Hillier, Peter Reginald W. Barker & Co., 13, Charterhouse Square London, EC1M 6BA (GB)

(64) Patching panel scanner.

(5) A local area network comprising cabling interconnecting a plurality of workstations, the cabling including a plurality of data ports and conductors for selectable and removable interconnection between selected ones of the data ports and apparatus for automatically providing an indication of the connection pattern of the data ports.



#### FIELD OF THE INVENTION

5

10

20

25

30

The present invention relates to computer communication generally and more particularly to apparatus for interconnection of data ports.

### **BACKGROUND OF THE INVENTION**

Computer communications have become commonplace in recent years. In modern work environments, local area networks are provided for interconnecting a plurality of computers and peripheral apparatus. Generally, the local area networks incorporate computer cabling systems which include distribution panels at which connection between various computer ports and user ports are located.

In many cases, the interconnections between the various ports are relatively complicated and often create a cabling spaghetti, which is extremely difficult to manage. As a result computer software has been developed to enable management of cabling systems. A review of such software appears in "The Great Cabling Treasure Hunt" by M. Jander, Data Communications, March 21, 1991.

Even using the most advanced cable management software, there nevertheless remains a massive job of manually entering connection information for use by the software.

### SUMMARY OF THE INVENTION

The present invention seeks to provide apparatus for obviating the present manual task of identifying and collecting cable connection information.

There is thus provided in accordance with a preferred embodiment of the present invention apparatus for providing an indication of the connection pattern of a multiplicity of data ports, pluralities of which are interconnected by conductors, the apparatus including:

signal transducer means operatively associated with at least some of the conductors at the ends thereof adjacent the data ports, at least one of the signal transducer means associated with at least one of the conductors being operative to impose a signal on a portion of the conductor and at least one of the signal transducer means associated with at least one of the conductors being operative to pick off the signal from the conductor;

means, connected to the transducer means, for identifying the existence of signal paths along the conductors between the pluralities of ports; and

output means, coupled to the means for identifying, for providing an output indication of the connection pattern produced by connection of the conductors to the pluralities of ports.

In accordance with a preferred embodiment of the invention, the apparatus also comprises means for distinguishing signals passing along predetermined signal paths from signals passing along other signal paths, according to their phase.

Additionally or alternatively, the apparatus includes means for distinguishing signals passing along predetermined signal paths from signals passing along other signal paths, according to their delay time constant.

Additionally or alternatively, the apparatus includes means for distinguishing signals passing along predetermined signal paths from signals passing along other signal paths, according to their amplitude.

In a preferred embodiment of the the present invention, at least some of the conductors are arranged in a plurality of cables, each cable including at least one conductor.

Further, in accordance with a preferred embodiment of the present invention, the plurality of cables includes shielded cables and the signal transducer means includes induction means operatively associated with shielding of the shielded cables at the ends thereof adjacent the data ports, at least one of the induction means associated with each shielded cable being operative to impose a signal on the shielding of the cable and at least one of the induction means associated with each shielded cable being operative to pick off the signal from the shielding of the cable.

In a preferred embodiment of the invention, the signal transducer means is operative to impose a signal on at least one conductor which does not carry any other signal.

Additionally or alternatively, the signal transducer means is operative to impose a signal on at least one conductor which may carry other signals and includes means for isolating the signal imposed thereby from the other signals, thereby to prevent unacceptable interference therewith.

According to a preferred aspect of this embodiment of the invention the means for isolating includes means for differentiating signals by phase.

Additionally or alternatively, the means for isolating includes means for differentiating signals by delay time constant.

Additionally or alternatively, the means for isolating includes means for differentiating signals by amplitude.

In a preferred embodiment of the invention, the indication of the connection pattern of the data ports is provided automatically.

Additionally, in accordance with a preferred embodiment of the invention, the apparatus includes visual indicators associated with each of the multiplicity of data ports and apparatus for simultaneously operating the visual indicators associated with interconnected data ports, thereby to provide a visible indication of the interconnection therebetween.

In a preferred embodiment of the invention, the visual indicators are LEDs electrically associated with the induction means.

Further, in accordance with a preferred embodiment, the apparatus includes light source apparatus associated with each of the ports for providing a visible indication of pairs of interconnected ports.

In a preferred embodiment of the invention, the apparatus also includes manually controllable means for scanning the ports to provide indication of the pairs of interconnected ports by the light source apparatus.

In accordance with another, preferred, embodiment of the present invention there is provided a local area network including cabling interconnecting a plurality of workstations, the cabling including indication apparatus according to any of the embodiments described above wherein the conductors are used for selectable and removable interconnection between selected ones of the data ports.

In accordance with yet another, preferred, embodiment of the invention there is provided a computer system including at least one main computer, a plurality of workstations and a local area network interconnecting the at least one main computer and the plurality of workstations, the local area network including indication apparatus according to any of the embodiments described above wherein the multiplicity of data ports includes at least one computer port and a plurality of user ports and wherein the conductors are used for selectable and removable interconnection between selected ones of the user ports and the at least one computer port, thereby providing an indication of the connection pattern of the at least one computer port and the user ports.

#### BRIEF DESCRIPTION OF THE DRAWINGS

10

25

30

35

40

45

50

55

The present invention will be more fully understood and appreciated from the following detailed description, taken in conjunction with the drawings in which:

Figs. 1A, 1B and 1C are simplified illustrations of a computer system constructed and operative in accordance with three alternative preferred embodiments of the invention;

Fig. 2 is a simplified detailed illustration of part of the system of Figs. 1A - 1C;

Fig. 3 is a simplified detailed illustration of part of the apparatus of Fig. 2;

Fig. 4 is a simplified detailed illustration of part of the apparatus of Fig. 3;

Fig. 5 is a side view illustration taken along the lines V - V of Fig. 4;

Figs. 6A, 6B, 6C, 6D and 6E are simplified illustrations of five typical circuit arrangements useful in the apparatus of Figs. 3 - 5;

Fig. 7 is a simplified illustration of an alternative embodiment of part of the apparatus of Figs. 1A - 1C and 2:

Fig. 8 is a simplified illustration of a further alternative embodiment of part of the apparatus of Figs. 1A - 1C and 2:

Fig. 9 is a simplified conceptual illustration of the apparatus of Figs. 3 - 6E, indicating an aspect of its operation;

Figs. 10A and 10B are illustrations of signal paths which occur for two different connection arrangements in the apparatus of Fig. 9;

Figs. 11A and 11B are timing diagrams illustrating differentiation between desired signals and interference along the signal paths of Figs. 10A and 10B;

Fig. 12 is an illustration of signal paths which occur for another two alternative connection arrangements in the apparatus of Fig. 9;

Figs. 13A and 13B are timing diagrams illustrating differentiation between desired signals and interference along the signal paths of Fig. 12;

Fig. 14 is an overall diagram of a specific embodiment of the scanner apparatus of Fig. 2;

Figs. 15A, 15B and 15C are simplified illustrations of a computer system constructed and operative in accordance with three additional alternative preferred embodiments of the invention;

Fig. 16 is a simplified detailed illustration of part of the apparatus of Fig. 3 as modified in accordance with the embodiments of Figs. 15A, 15B or 15C; and

Fig. 17 is a simplified illustration of an alternative embodiment of part of the apparatus of Figs. 15A - 15C.

# DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

Reference is now made to Fig. 1A, which illustrates a computer system constructed and operative in accordance with a preferred embodiment of the present invention. The computer system comprises a main computer 10, such as an IBM mainframe, which is coupled, typically via a controller 12, such as a IBM 3270, and local area network cabling 14, typically type I, ICS cabling, to a plurality of computer ports 16 forming part of a distribution panel 18.

The distribution panel 18 also comprises a plurality of user ports 20 to which are coupled individual computers, terminals or work stations 22, hereinafter referred to collectively as "work stations", by apparatus of local area network cabling 24, such as type I, ICS cabling.

Interconnections between individual computer ports 16 and individual user ports 20 are provided by patching cables 26 or alternatively by apparatus of internal connections in patching panels such as the CLPP cordless patching panel commercially available from RIT Technologies Ltd. of Tel Aviv, Israel, and as described in Israel Patent Application 97,227.

In accordance with a preferred embodiment of the present invention, a scanner 30 is provided for automatically and, preferably, repeatedly scanning the interconnection arrangement of the patching cables and, thus, determining the interconnection status of the various computer ports 16 and user ports 20. The scanner 30 may provide an interconnection status output to computer 10 or to any other computer or display in the system, including, for example, a dedicated output device.

Scanner 30 is coupled to computer ports 16 via cables 32 and is coupled to user ports 22 by means of cables 34.

Reference is now made to Fig. 1B, which illustrates a computer system constructed and operative in accordance with another preferred embodiment of the present invention. Similarly to the embodiment of Fig. 1A, the computer system comprises a main computer 10, which is coupled, typically via a controller 12, and local area network cabling 14, to a plurality of computer ports 16 forming part of a distribution panel 18.

As in the embodiment of Fig. 1A, the distribution panel 18 also comprises a plurality of user ports 20 to which are coupled work stations, by means of local area network cabling 24.

As distinguished from the embodiment of Fig. 1A, the distribution panel 18 also includes a plurality of token ring LAN ports 35 which are interconnected by a conventional token ring LAN. Work stations 22 as well as peripheral devices such as printers 36 and disk storage devices 38 may also be coupled to the token ring LAN ports 35.

Interconnections between individual computer ports 16, individual user ports 20 and LAN ports 35 are provided by patching cables 26 or alternatively by means of internal connections in patching panels, as mentioned above.

In accordance with a preferred embodiment of the present invention, scanner 30 is provided for automatically and, preferably, repeatedly scanning the interconnection arrangement of the patching cables and, thus, determining the interconnection status of the various computer ports 16, user ports 20, and LAN ports 35. The scanner 30 may provide an interconnection status output to computer 10 or to any other computer or display in the system, including, for example, a dedicated output device.

Scanner 30 is coupled to computer ports 16 via cables 32, to user ports 22 by means of cables 34 and to LAN ports 35 by means of cables 39.

Reference is now made to Fig. 1C, which illustrates a computer system constructed and operative in accordance with yet another preferred embodiment of the present invention. As distinguished from the embodiments of Figs. 1A and 1B, the computer system need not comprise a main computer but rather may comprise workstations and peripherals, collectively denoted by reference numeral 37, as desired. A multiplicity of ports 40, which need not be classified as computer ports, user ports or LAN ports, are preferably connected to the workstations and peripherals, as the case may be, by local area network cabling 41.

Interconnections between individual ports 40 are provided by patching cables 26 or alternatively by means of internal connections in patching panels, as mentioned above.

In accordance with a preferred embodiment of the present invention, scanner 30 is provided for automatically and, preferably, repeatedly, scanning the interconnection arrangement at least of patching cables 26 and possibly of the internal connections and, thus, determining the interconnection status of the various ports 40. The scanner 30 may provide an interconnection status output to any computer, workstation, or peripheral in the system, including, for example, a dedicated output device.

Scanner 30 is coupled to the various ports via cables 43.

55

Reference is now made to Fig. 2 which is a more detailed illustration of part of the scanner apparatus of Fig. 1A. It is to be appreciated that the structure illustrated in Fig. 2 and the remaining figures herein is applicable in principle also to the embodiments of Figs. 1A - 1C.

As seen in Fig. 2, the controller 12 is connected via cabling 14 to computer ports 16, which are in turn coupled to scanner 30. Scanner 30 includes a plurality of receiver cards 42, each of which includes a plurality of pre-amplifiers 44, such as OP 16 amplifiers, commercially available from Analog Devices, each inputted from a single port 16 and outputting to a detection matrix 48, whose function is to determine at which user port 20 there are present signals transmitted via a patch cable 26 from a given computer port 16.

A plurality of work stations are connected by means of cabling 24 to corresponding user ports 20 which are coupled, in turn, to driver cards 54 of scanner 30. The driver card 54 includes transmitter logic circuitry 56, a preferred embodiment of which is described hereinafter in greater detail, which outputs to the individual user ports 20 via a plurality of corresponding drivers 58, such as 2N3906 transistors, commercially available from Motorola

The transmitter logic circuitry 56 receives scanning inputs from a microprocessor 60 which provides overall control functions for the scanner 30 and controls both the detection matrix 48 and the transmitter logic circuitry

Generally speaking, microprocessor 60 causes signal inputs to be applied to the various user ports 20 and scans the computer ports 16 to detect such signal inputs. In such a way, scanner 30 is operative to determine which user ports 20 are connected to which computer ports 16.

15

30

Microprocessor 60 is also operative to report information regarding which user ports 20 are connected to which computer ports 16, via a communication interface card 62, either to an adjacent computer 64 or, alternatively, via a pair of modems 66 and another communication interface card 68 to a remotely located computer 70. Alternatively or additionally, the microprocessor 60 may report the connection status via communication interface card 62 to the main computer. The connection to the main computer may be direct or via the LAN system.

It is to be appreciated that the user ports 20 and the computer ports 16 may be interchanged in the system of Fig. 2, such that the driver cards 54 are coupled to the computer ports 16 and the receiver cards 42 are coupled to the user ports 20. It is further noted that, as in the embodiment of Fig. 1C, the distinction between user ports and computer ports may be eliminated entirely, and signals may be transmitted at any selected port and picked off at any selected port. Furthermore, it is envisioned that the interconnection status of ports which are not interconnected by patch cables 26, but rather by other conductors, may also be determined on a real time basis in accordance with the present invention.

Reference is now made to Fig. 3, which illustrates in greater detail the interconnections between an individual user port 20 and an individual computer port 16. The patch cable 26 is shown with connectors 70 and 72 adapted for connection to the user port 20 and the computer port 16.

In accordance with a preferred embodiment of the present invention, there is associated with each of computer ports 16 and user ports 20 an inductive coupler 75, typically comprising a ferromagnetic frame 76, which is wound with a coil 78. The coil 78 of the coupler 75 associated with user port 20 is coupled to the output of driver 58, while the coil 78 of the coupler 75 associated with computer port 16 is coupled to the input of amplifier 44. When patch cable 26 is connected between user port 20 and computer port 16, signals generated from driver 58 are induced by coil 78 of the coupler 75 associated with port 20 onto connector 70 of patch cable 26. The signals carried by patch cable 26 are then induced, by connector 72 at the other end of the cable, onto coil 78 of the coupler 75 associated with port 16 and, thereby, received by amplifier 44. Thus, when port 20 and port 16 are coupled by patch cable 26, as described above, any signal generated from driver 58 is picked up by amplifier 44.

Figs. 4 and 5 illustrate in even greater detail a preferred embodiment of part of a distribution panel 18 including a plurality of ports 16 or 20 together with their inductive couplers 75 and the wiring thereto including matrix diodes 80, such as IN4148 diodes. It is seen that frames 76 typically include a plurality of parallel plates 82 and typically two coils 78 are associated with each frame 76.

Reference is now made to Figs. 6A - 6E, which illustrate three alternative arrangements of couplers 75. The arrangement of Fig. 6A corresponds to that shown in Figs. 4 and 5. The arrangement of Fig. 6B corresponds to that shown in Fig. 3 with the addition of diodes 80. The arrangement of Fig. 6C corresponds to that shown in Fig. 3. Here the diodes 80 are incorporated in the driver card 54 or receiver card 42 (both shown in Fig. 2). Figs. 6D and 6E illustrate arrangements corresponding to those of Figs. 6A and 6B but with the opposite diode direction.

Reference is now made to Fig. 7, which illustrates an alternative embodiment of the invention of Figs. 1 and 2, wherein the inductive couplers 75 are replaced by dry contacts to a conductor coupled to either of the computer port 16 or the user port 20. In Fig. 7, an arrangement is shown wherein the dry contact between the driver card or the receiver card and the port is made to a conductor which is dedicated to this purpose and does not carry any other signal.

Fig. 8 illustrates a variation of the embodiment of Fig. 7, wherein a dry contact connection is made to con-

ductors which also serves to carry other signals. In the embodiment of Fig. 8, a preferred common mode signal imposition technique is employed wherein differential drivers 92 are employed to impose low-frequency signals onto two conductors which also carry data. Differential amplifiers 94 are employed for receiving the imposed signals, preferably through low pass filters which can be seen associated with the signal pick-ups.

By virtue of the low pass filters, only common mode imposed signals are admitted to amplifiers 9. Computer or workstation data signals, preferably having relatively high frequencies, are filtered out by the low pass filters. As can be seen in Fig. 8, high pass filters 90 are interposed between the ports and the main computer or workstations. By virtue of the high pass filters, only data signal are received by the computer or workstations, while the lower frequency common mode signals are filtered out.

Reference is now made to Fig. 9, which is employed to illustrate particular features of the operation of the apparatus of the invention. The patch cable interconnection between ports 16 and 20 provides a signal path I1, such that if a square wave signal,  $V_{\rm in}$ , indicated by reference numeral 100 is transmitted via an induction coupling coil 102 along path I1, the time derivative of that signal as received at port 16 and picked up by an induction coupling coil 104 will appear as indicated at reference numeral 106.

Due to unwanted current flows within the distribution panel, there are also present additional, unwanted, signal paths, which are represented in Fig. 9 by a signal path al1, where "a", represents an attenuation factor, less than unity. It has been appreciated by the inventors that the time derivative of the signal 100 which is received over the unwanted signal paths has an opposite polarity from that of the signal 106 received at the opposite end of the patch cable. Accordingly, the signal picked up by coils 108 lying along the unwanted signal path or paths al1 and downstream of a patch cable 26 have a time derivative which appears as indicated by reference numeral 110.

20

25

30

35

40

It is a particular feature of the present invention that the polarity difference in the signal time derivative is employed to enable the scanner 30 to differentiate signals passed along a patch cable or its equivalent conductor from signals passed along unwanted signal paths.

Reference is now made to Figs. 10A and 10B which illustrate another aspect of the operation of the apparatus of the invention. Where ports which receive signals from scanner 30 are physically adjacent ports at which signals are picked up, signal flux leakage can result in unwanted signal reception at ports which are not connected by a patch cable to a port receiving that signal.

Fig. 10A illustrates first and second adjacent ports which are not connected by a patch cable or equivalent but which are coupled in an unwanted manner by signal flux leakage. Fig. 10B illustrates similar adjacent ports which are connected by a cable such as patch cable 26 or its equivalent.

Assuming that in both cases a voltage signal of the type illustrated in Fig. 11A is applied to respective induction coils 120 and 122, the signal received at a coil 124 along the patch cable 26 or its equivalent will appear as indicated by solid line  $V_o$  and has a first decay time constant, while the signal received at a coil 126 due to signal flux leakage will appear as in in by line  $aV_o$  and has a second decay time constant, which is shorter than the first decay time constant. This is true because the ratio of inductance to resistance, which determines the decay time constant, is much greater for the signal path including a patch cable than for a signal path not including a patch cable.

The relationship between the two signals  $V_o$  and  $aV_o$  is illustrated in Fig. 11B, from where it can be seen that application of positive and/or negative thresholds can be employed to distinguish between the two signals. As can be seen in Fig. 11B, signal  $aV_o$  reaches a preselected positive threshold at time  $t_1$ , following a positive peak, and a preselected negative threshold at time  $t_3$ , following a negative peak. Signal  $V_o$ , in contrast, reaches the positive threshold at time  $t_2$ , later than  $t_1$ , and the negative threshold at time  $t_4$ , later than  $t_3$ . The differences in times, between  $t_2$  and  $t_1$  and between  $t_3$  and  $t_4$ , are useful for distinguishing between signals  $V_o$  and  $aV_o$ . Circuitry which employs either or both of these thresholds is preferably incorporated into the apparatus of the present invention.

Reference is now made to Fig. 12, 13A and 13B, which are employed to illustrate additional particular features of the operation of the apparatus of the invention. The patch cable interconnection between ports 16 and 20 provides a signal path I1, such that if a square wave signal, V<sub>In</sub>, indicated by reference numeral 101 in Fig. 13A is transmitted via an induction coupling coil 142 along path I1, the time derivative of that signal as received at port 16 and picked up by an induction coupling coil 144 will appear as indicated at reference numeral 106 in Fig. 13B.

Due to unwanted current flows within the distribution panel, there are, also present additional, unwanted, signal paths, which are represented in Fig. 12 by a signal path bl1, where b, represents an attenuation factor, less than unity. It has been appreciated by the inventors that the time derivative of the signal 101 which is received over the unwanted signal paths has the same polarity as that of the signal 106 received at the opposite end of the patch cable.

Accordingly, the signal bVo picked up by coils 148 lying along the unwanted signal path or paths bl1 and

downstream of another patch cable 26' is not distinguishable from signal 106 by its time derivative. Furthermore, in contrast to signal  $aV_o$  of Fig. 10A, signal  $bV_o$  is generally not distinguishable from signal 106 by its delay time constant. However, it has been appreciated by the present inventors that the signals picked up by coils 144 (the wanted signal) and 148 (the unwanted signal) in the arrangement of Fig. 12 may be distinguished by their relative amplitude.

It is a particular feature of an embodiment of the present invention that the amplitude of the signals is employed to enable the scanner 30 to differentiate signals passed along a patch cable or its equivalent conductor directly between connected ports from signals passed along the unwanted signal paths.

10

30

35

40

45

50

55

The relationship between the two signals  $V_o$  and  $bV_o$  is illustrated in Fig. 13B from where it can be seen that application of positive and/or negative thresholds can be employed to distinguish between the two signals, as described above with reference to Fig. 11B. As can be seen in Fig. 13B, signal  $bV_o$  reaches a preselected positive threshold at time  $t_i$ , following a positive peak, and a preselected negative threshold at time  $t_i$ , following a negative peak. Signal  $V_o$  reaches the positive threshold at time  $t_i$ , later than  $t_i$ , and the negative threshold at time  $t_i$ , later than  $t_i$ . The time differences, namely,  $t_i$  minus  $t_i$  minus  $t_i$ , which result from the different amplitudes of signals  $V_o$  and  $bV_o$ , are useful for distinguishing between signals  $V_o$  and  $bV_o$ . Circuitry which employs these thresholds is incorporated into the apparatus of the present invention.

Reference is now made to Fig. 14, which is an overall schematic illustration of a preferred embodiment of the invention corresponding to Fig. 2. Annex I is a net list setting forth with particularity the configuration of a preferred embodiment of the apparatus of Fig. 2. Annex II is a listing of the software embodied in microprocessor 60 (Fig. 2) forming part of the controller of Fig. 14, and which is used to operate the apparatus specified in Annex I.

Reference is now made to Figs. 15A, 15B, 15C, 16 and 17 which illustrate an alternative embodiment of the apparatus of Figs. 1A- 1C, 4 and 7. The apparatus shown in Figs. 15A- 15C, 16 and 17 is similar or identical to that of corresponding Figs. 1A- 1C, 4 and 7 with the addition of a further feature, the provision of a visual indication of interconnection between interconnected data ports by means of light sources associated with the data ports.

As illustrated in Figs. 15A-15C LEDs 160 are associated with each of the ports 16 and 20. The LEDs 160 are each electrically connected to the circuit which passes through each port. Scanning of each of the ports 16 and 20 to illuminate the LED 160 corresponding to that port and the port connected thereto by patch cord 34 or otherwise may be controlled by a hand operated device 162, such as a joystick, a four directional switch or a mouse. A button 164 can be used to permit scanning to be temporarily stopped.

Additionally or alternatively, the ports 160 may be scanned automatically by scanner 30. In this case, in contrast to normal scanning operation of scanner 30 being that the duration during which the LEDs are illuminated to indicate each pair of interconnected ports 16 and 20 is extended beyond the usual dwell time of the scanner 30 on each port pair. This change is effected by a straightforward change in the software of the scanner 30.

Figs. 16 and 17 illustrate a preferred connection of each LED 160 in series with a resistor 166 between coil 78 and resistor 80 and ground.

It will be appreciated by persons skilled in the art that the present invention is not limited by what has been particularly shown and described hereinabove. Rather the scope of the present invention is defined only by the claims which follow:

NET LIST FILES

RELOME DOC

ANNEX T \*.net - Text files of netlist of controller, receiver and transmitter
\*.crf - Text files of cross reference (devices names and values)
\*.sch - Schematics files of orcad 15 20 THE NETLIST AND CROSS REFERENCE FILES CONTROL . NET CONTROL . CRF 25 TRANSMIT. NET TRANSMIT, CRF RCV . NET RCY. CRF 30 35

5

CONTROLLER NETLIST
FILE: CONTROL , NET
P.4 - P.4

```
01-4 09-17
01-3 02-3 09-16 03-3
02-9 05-3
            0001 WRO#/1
            0002 DATA/1
                                                    U2-9 U5-3
U2-10 U5-5
U2-11 U5-7
U2-12 U5-9
U2-4 U9-18
U2-13 U5-11
U2-14 U5-14
U2-15 U6-5
R5-2 SW1-2 U9-1
U9-19 U3-4
U3-9 U6-7
U9-28 U4-1
U3-10 U6-9
C1-1 X1-2 R4-1 U9-39
U9-27 U7-11
U3-11 U6-11
U9-26 U7-14
U3-12 U6-14
            0003 N00003
10
            0004 N00004
            0005 N00005
            0006 N00006
            0007 WR1#/1
            80000N 8000
15
            0009 N00009
            0010 N00010
            0011 N00011
            0012 N00012
            0013 WR2#/1
            0014 N00014
20
            0015 WREN/1
            0016 N00016
            0017 N00017
0018 WRO/1
            0019 N00019
                                           U9-26 U7-14
U3-12 U6-14
U3-13 U7-3
U3-14 U7-5
U3-15 U7-7
C2-1 X1-1 R4-2 U9-38
U3-1 U7-9
U9-21 U10-6
U4-22 U9-15
U8-2 U9-11
U8-4 U9-10
U8-6 U9-9
U8-8 U9-8
U8-10 U9-7
U8-12 U9-6
U10-2 U9-5
U10-4 U9-4
RPACK2-1 SW2-16 U11-1
RPACK2-2 SW2-15 U11-2
RPACK2-3 SW2-14 U11-3
RPACK2-4 SW2-13 U11-4
RPACK2-5 SW2-12 U11-5
RPACK2-6 SW2-11 U11-6
RPACK2-7 SW2-10 U11-7
RPACK2-8 SW2-9
R14-2 Q1-BASE
R15-2 Q2-BASE
R15-2 Q4-BASE
R17-2 Q4-BASE
R18-2 Q5-BASE
R19-2 Q6-BASE
            0020 SCAN#/1
25
            0021 N00021
                                                            U3-12 U6-14
            0022 N00022
            0023 N00023
            0024 N00024
            0025 N00025
            0026 N00026
30
            0027 RXDC#/1
            0028 A3/1
            0029 RL0/1
            0030 RL1/1
            0031 RL2/1
            0032 RL3/1
35
            0033 RL4/1
            0034 RL5/1
0035 RL6/1
            0036 RL7/1
            0037 N00037
            0038 N00038
40
            0039 N00039
            0040 N00040
             0041 N00041
            0042 N00042
            0043 N00043
45
            0044 N00044
            0045 N00045
             0046 N00046
             0047 N00047
             0048 N00048
                                                              R18-2 Q5-BASE
R19-2 Q6-BASE
             0049 N00049
50
             0050 N00050
                                                      R19-2 Q6-BASE
R20-2 Q7-BASE
R21-2 Q8-BASE
             0051 N00051
                                                              R21-2 Q8-BASE
R51-2 Q9-BASE
             0052 N00052
            0053 N00053
0054 N00054
                                                             Q9-EMITTER Q10-EMITTER Q11-EMITTER Q12-EMITTER Q13-EMITTER Q14-EMITTER R41-1 R40-1
55
```

5

55

```
R42-1 Q15-EMITTER Q16-EMITTER
R50-2 Q10-BASE
R49-2 Q11-BASE
R48-2 Q12-BASE
           0055 N00055
          0056 N00056
10
          0057 N00057
                                                        C12-1 R43-2 U13-4 R57-1
R41-2 U13-5 R54-1
R47-2 Q13-BASE
          0058 N00058
          0059 N00059
0060 N00060
                                                         R57-2 C11-1 U13-6 R56-1
R46-2 Q14-BASE
           0061 N00061
                                                   R46-2 Q14-BASE
R42-2 R55-1 U13-7
R45-2 Q15-BASE
R44-2 Q16-BASE
R30-2 U12-5 U12-7 R31-1
R28-2 U12-2
R24-2 U12-1
R22-2 R58-1 D2-ANODE D1-
          0062 N00062
0063 N00063
15
           0064 N00064
           0065 N00065
           0066 N00066
           0067 N00067
                                                         R24-2 U12-1
R22-2 R58-1 D2-ANODE D1-CATHODE
           0068 N00068
20
           0069 N00069
                                                         U10-11
                                                         D4-ANODE D5-ANODE R23-1
           0070 N00070
                                                R23-2 D3-CATHODE R26-2 U10-13
U9-30 R59-2 U12-6
P1-2 R25-2 R24-1
U9-29 U10-10
           0071 N00071
           0072 TDO/1
           0073 N00073
0074 RDI/1
                                 U9-29 U10-10
P1-3 R22-1
U9-23 U10-12
P1-8 P1-6 R29-2 R28-1
P1-4 R27-2 D4-CATHODE
U9-24 U12-4
U9-33 U13-2 R54-2 R52-2
U9-34 U13-1 R55-2 R53-2
U9-36 U11-14
U5-2 R51-1
U5-4 R50-1
U5-6 R49-1
U5-10 R48-1
U5-12 R47-1
U5-15 R46-1
U5-15 R46-1
U6-2 R45-1
U6-6 R14-1
U6-6 R14-1
U6-10 R15-1
U6-12 R16-1
U6-15 R17-1
U7-2 R18-1
U7-4 R19-1
U7-6 R20-1
U7-10 R21-1
U7-10 R21-1
25
           0075 N00075
           0076 DTR#/1
           0077 N00077
           0078 N00078
           0079 DSR#/1
0080 TOVF/1
30
           0080 TOVF/1
0081 ITF/1
           0082 IID/1
0083 YDRVO/1
            0084 YDRV1/1
           0085 YDRV2/1
0086 YDRV3/1
35
            0087 YDRV4/1
           0088 YDRV5/1
0089 YDRV6/1
0090 YDRV7/1
40
            0091 YRCV0/1
            0092 YRCV1/1
            0093 YRCV2/1
0094 YRCV3/1
            0095 YRCV4/1
0096 YRCV5/1
45
            0097 YRCV6/1
0098 YRCV7/1
                                                         U7-10 R21-1
U4-2 U3-5 U9-12 U2-5
            0099 A0/1
                                                          U1-5 U11-11
U4-3 U3-6 U9-13 U2-6
U1-6 U11-12
            0100 A1/1
50
                                                          U4-21 U3-7 U9-14 U2-7
U1-7 U11-13
            0101 A2/1
                                                          D5-CATHODE
            0102 N00102
                                                          R13-1 R12-1 R11-1 R10-1
            0103 +VH
                                                           R9-1 R8-1 R7-1 R6-1
```

a comparation of

```
R39-1 R38-1 R37-1 R36-1
                                        R35-1 R34-1 R33-1 R32-1
                                        U12-3
         0104 -VH
                                                 U12-12
                                        R27-1
         0105 TEN
                                        U1 -1
                                        U7-12
         0106 WRO#
         0107 SCAN
                                        7-15
         0108 VSSS
                                        Q8-EMITTER C10-2 Q7-EMITTER C9-2
                                        Q6-EMITTER C8-2 Q5-EMITTER C7-2
15
                                        Q4-EMITTER C6-2 Q3-EMITTER C5-2
                                        Q2-EMITTER C4-2 Q1-EMITTER C3-2
         0109 RL#0
                                        RPACK1-16 U8-1
         0110 RL#1
                                        RPACK1-15
                                                     υ8−3
         0111 RL#2
                                        RPACK1-14
                                                     u8-5
                                        RPACK1-13
         0112 RL#3
                                                     u8-9
20
                                        RPACK1-12
         0113 RL#4
                                                     U8-11
         0114 RL#5
                                        RPACK1-11
                                                     υ8-13
         0115 RL#6
                                        RPACK1-10 U10-1
                                        RPACK1-9 U10-3
         0116 RL#7
                                        R3-2 U10-5
R1-2 U9-31
         0117 RXDC
         0118 IDTO
25
         0119 IDT1
                                        R2-2 U9-32
                                        U10-14 U8-14 U4-24 U7-1
U3-16 U9-37 U9-2 U6-1
U9-40 R5-1 U5-1 U2-16
         0120 VCC
                                        U1-16 U11-16 SW2-1 SW2-2
                                        SW2-3 SW2-4 SW2-5 SW2-6
SW2-7 SW2-8 R53-1 U13-3
R52-1 R43-1 R59-1 R26-1
D2-CATHODE R25-1 R29-1 R30-1
30
                                        U10-7 U10-9 R1-1 R2-1
U8-7 U4-12 R3-1 U4-23
U9-20 U7-8 RPACK1-1 RPACK1-2
         0121 GND
35
                                        RPACK1-3 RPACK1-4 RPACK1-5 RPACK1-6
RPACK1-7 RPACK1-8 U3-8 C2-2
                                        U3-2 U6-8 C1-2 SW1-1
U2-8 U5-8 U2-2 U1-8
                                        P1-5 U1-2 U11-8 U11-15
U11-10 RPACK2-16 RPACK2-15 RPACK2-14
40
                                        RPACK2-13 RPACK2-12 RPACK2-11 RPACK2-10
                                        RPACK2-9 R56-2 R40-2 C11-2
                                        C12-2 U13-12 D3-ANODE R58-2
                                        D1-ANODE R31-2
         0122 TA0
0123 TA1
                                        U1-9
45
                                       U1-10
         0124 TA2
                                        U1-11
         0125 TA3
0126 TA4
                                        U1-12
                                        U1-13
                                        U1-14
         0127 TA5
50
         0128 TA6
                                        U1-15
                                        R32-2
         0129 AYDRV0
                                                Q9-COLLECTOR
                                        R33-2 Q10-COLLECTOR
         0130 AYDRV1
                                        R34-2 Q11-COLLECTOR
         0131 AYDRV2
                                        R35-2 Q12-COLLECTOR
         0132 AYDRV3
         0133 AYDRV4
                                        R36-2 Q13-COLLECTOR
55
```

	0134	AYDRV5	R37-2	Q14-COLLECTO	3
		AYDRV6	R38-2	Q15-COLLECTOR	3
		AYDRV7	R39-2		
10	_	AYRCVO		Q1-COLLECTOR	C3-1
		AYRCV1		Q2-COLLECTOR	-
	-	AYRCV2	R8-2	Q3-COLLECTOR	C5-1
		AYRCV3		Q4-COLLECTOR	
		AYRCV4	R10-2	•	
	0142	AYRCV5	R11-2	Q6-COLLECTOR	C8-1
15		AYRCV6	R12-2	Q7-COLLECTOR	C9-1
		AYRCV7	R13-2	Q8-COLLECTOR	C10-1
		REN#O	U4-11	•	
	0146	REN#1	U4-9		
	0147	REN#2	U4-10		
20	0148	REN#3	บ4-8		
20	0149	REN#4	U4-7		
	0150	REN#5	U4-6		
	0151	REN#6	U4-5		
	0152	REN#7	<b>U4-4</b>		
	0153	REN#8	U4-18		
25	0154	REN#9	U4-17		
	0155	REN#10	U4-20		
	0156	REN#11	U4-19		
	0157	REN#12	U4-14		
	0158	REN#13	U4-13		
	0159	REN#14	U4-16		
30	0160	REN#15	U4-15		

Revised:

CONTROLLER NETCIST-CROSS REF. FILE CONTROL CRF FARTS & TO 120

April 19, 1992

	EK CONTROLE					LI 47, 177	-
	CONTROL.SC		April 19		ision: 1.0 20:04:44	Page	1
Part	cross Herer	ence Listing	Whili 13	1772	20.04.44	Page	1
Item	Reference	Part	Sheetname	Sheet#	Filename		
		· · · · · · · · · · · · · · · · · · ·					
1		20pF	<< <root>&gt;&gt;</root>	1	CONTROL.SCH		
2		20pF	<< <root>&gt;&gt;</root>	1	CONTROL SCH		
3 4	сз	10nF	YRCVSELECT	3	YRCVSEL.SCH		
	C4	10nF	YRCVSELECT	3	YRCVSEL.SCH		
5 6	C5	. 10nF	YRCVSELECT	3	YRCVSEL.SCH		
		10nF	YRCVSELECT	3	YRCVSEL SCH		
7	C7	10nF	YRCVSELECT	3	YRCVSEL.SCH		
8	с8	10nF	YRCVSELECT	3	YRCVSEL SCH		
9		10nF	YRCVSELECT	3	YRCVSEL.SCH		
10	C10	10nF	YRCVSELECT	3	YRCVSEL.SCH		
11	C11	0.1uF	YDRIVER	4	YDRIVER.SCH		
12	C12	0.1uF	YDRIVER	4	YDRIVER.SCH		
13	D1	1N4150	RS232	5	RS232.SCH		
14	<b>D</b> 2	1N4150	RS232	5	RS232.SCH		
15	<b>D</b> 3	1N4150	RS232	5	RS232.SCH		
16	D4	1N4150	R\$232	5	RS232.SCH		
17	D5	1N4150	RS232	5	RS232.SCH		
18	P1	CONNECTOR DB9	<< <raot>&gt;&gt;</raot>	1	CONTROL SCH		
19	Q1	2N4401	YRCVSELECT		YRCVSEL.SCH		
20	Q2	2N4401	YRCVSELECT		YRCVSEL.SCH		
21	Q3	2N4401	YRCVSELECT	3	YRCVSEL.SCH	<i>I</i>	
22	Q4	2N4401	YRCVSELECT	3	YRCVSEL.SCH		
23	<b>Q</b> 5	2N4401	YRCVSELECT	3	YRCVSEL.SCH		
24	Q6	2N4401	YRCVSELECT	3	YRCVSEL.SCH		
25	Q7	2N4401	YRCVSELECT	3	YRCVSEL.SCH	_	
26	Q8	2N4401	YRCVSELECT	3	YRCVSEL.SCH		
27	Q9	2N4401	YDRIVER	4	YDRIVER.SCH		
28	Q10	2N4401	YDRIVER	4	YDRIVER.SCH		
29	Q11	2N4401	YDRIVER	4	YDRIVER.SCH		
30		2N4401	YDRIVER	- 4	YDRIVER.SCH		
31		2N4401	YDRIVER	4	YDRIVER.SCH		
32	Q14	2N4401	YDRIVER	4	YDRIVER.SCH		
33	Q15	2N4401	YDRIVER	4	YDRIVER.SCH		
34	Q16	2N4401	YDRIVER	4	YDRIVER.SCH		
35	RPACK1	22K	<< <root>&gt;&gt;</root>	1	CONTROL.SCH		
36		22K	ID-UNIT	2	IDUNIT.SCH		
37		22K	<< <root>&gt;&gt;</root>	1	CONTROL.SCH		
38	R2	22K	<< <root>&gt;&gt;</root>	1	CONTROL.SCH		
39		47K	<< <root>&gt;&gt;</root>	1	CONTROL.SCH		
40		10M	<< <root>&gt;&gt;</root>	1	CONTROL.SCH		
41	. R5	22K	<< <root>&gt;&gt;</root>	1	CONTROL.SCH		
42		10K	YRCVSELECT	3	YRCVSEL.SCH		
43		10K	YRCVSELECT	3	YRCVSEL.SCH		
44		10K*	YRCVSELECT	3	YRCVSEL.SCH	•	
45		10K	YRCVSELECT		YRCVSEL.SCH		
46		10K	YRCVSELECT	3	YRCVSEL.SCH		
47		10K	YRCVSELECT	3	YRCVSEL.SCH		
48		10K	YRCVSELECT	3	YRCVSEL.SCH		

55

5

SCANNER CONTROLER

5						
	49	R13	10K	YRCVSELECT	3	YRCVSEL.SCH
	50	R14	100	YRCVSELECT	3	YRCVSEL.SCH
	51	R15	100	YRCVSELECT	3	YRCVSEL.SCH
	. 52	R16	100	YRCVSELECT	3	YRCVSEL.SCH
10	53	R17	100	YRCVSELECT	3	YRCVSEL.SCH
	54	R18	100	YRCVSELECT	3	YRCVSEL.SCH

2.

	R CONTROLEI				ised: Ap ision: 1.0	ril 1	9, 199	2
		ence Listing	April 19	. 1992	20:04:44		Page	2
Item	Reference	Part	Sheetname	Sheet#	Filename			
55	R19	100	YRCVSELECT	3	YRCVSEL SCH			
56	R20	100	YRCVSELECT	3	YRCVSEL.SCH			
57	R21	100	YRCVSELECT	3	YRCVSEL.SCH			
58	R22	3.3K	RS232	5555555555	RS232.SCH			
59	R23	3.3K	RS232	2	RS232.SCH			
60	R24	1K	RS232	2	RS232.SCH			
61	R25	1.8K	RS232	2	RS232.SCH			
62	R26	22K	RS232	5	RS232.SCH			
63	R27	22K	RS232	5	RS232.SCH			
64	R28	1K	RS232	5	RS232.SCH			
65	R29	1.8K	RS232	5	RS232.SCH			
66	R30	22K	RS232	5 -	RS232.SCH			
67	R31	22K	RS232	5	RS232.SCH			
68	R32	10K	YDRIVER	4	YDRIVER.SCH			
69	R33	10K	YDRIVER	4	YDRIVER.SCH			
70	R34	10K	YDRIVER	4	YDRIVER.SCH			
71	R35	10K	YDRIVER	4	YDRIVER . SCH			
72	R36	10K	YDRIVER	4	YDRIVER.SCH			
	R37	10K	YDRIVER	4	YDRIVER.SCH			
73		10K	YDRIVER	4	YDRIVER . SCH			
74	R38	10K	YDRIVER	4	YDRIVER.SCH			
75	R39		YDRIVER	4	YDRIVER SCH			
76	R40	2.2	YDRIVER	4	YDRIVER.SCH			
77	R41	4.7K		4	YDRIVER.SCH			
78	R42	4.7K	YDRIVER	4	YDRIVER.SCH			
79	R43	470K	YDRIVER	4				
80	R44	100	YDRIVER		YDRIVER.SCH			
81	R45	100	YDRIVER	4	YDRIVER.SCH			
82	R46	100	YDRIVER	4	YDRIVER.SCH			
83	R47	100	YDRIVER	4	YDRIVER.SCH			
84	R48	100	YDRIVER	4	YDRIVER.SCH			
85	R49	100	YDRIVER	4	YDRIVER.SCH			
86	R50	100	YDRIVER	4	YDRIVER.SCH			
87	R51	100	YDRIVER	4	YDRIVER.SCH			
88	R52	15K	YDRIVER	4	YDRIVER SCH			
89	R53	15K	YDRIVER	4	YDRIVER.SCH			
90	R54	1M	YDRIVER	4	YDRIVER.SCH	!		
91	R55	1M	YDRIVER	4	YDRIVER.SCH	l		
92	R56	18K	YDRIVER	4	YDRIVER.SCH	l		
93	R57	22K	YDRIVER	4	YDRIVER . SCH	i		
94	R58	22K	RS232	5	RS232.SCH			
95	R59	22K	RS232	5	RS232.SCH			
96	SW1	SW PUSHBUTTON	<< <root>&gt;&gt;</root>	í	CONTROL SCH	i		
-		SW DIP-8	ID-UNIT	2	IDUNIT.SCH	-		
97	SW2		<< <root>&gt;&gt;</root>		CONTROL SCH	ı		
98	U1	140 <del>9</del> 9			CONTROL.SCH			
99	U2	14099	<< <ru>&lt;&lt;<ru><!--<ru--></ru></ru>		CONTROL.SCI			
100		14099	<< <ru>&lt;&lt;<ru></ru></ru>					
101	υ4 	14515	<< <ru><!--<ru--></ru>		CONTROL.SCI			
102	<b>U</b> 5	MC14049UB	<< <root>&gt;&gt;</root>	1	CONTROL.SCI	•		

5	103 U6 104 U7 105 U8 106 U9 107 U10A 108 U10B	MC14049UB MC14049UB MC14069UB 68HC05C4 14069	<< <raot>&gt;&gt; &lt;&lt;<raot>&gt;&gt; &lt;</raot></raot></raot></raot></raot></raot></raot></raot></raot></raot></raot></raot></raot></raot>	I 1 1 1 1	CONTROL .SCH CONTROL .SCH CONTROL .SCH CONTROL .SCH CONTROL .SCH
15					
<b>20</b>				,	
25					

RIT -	ER CONTROLE CONTROL.SC Cross Refer		April 19	Rev	ision: 1.0	19, :
Item	Reference	*	Sheetname	Sheet#	Filename	
109	U10C	14069	<< <root>&gt;&gt;</root>	1	CONTROL.SCH	
110	U10D	14069	<< <root>&gt;&gt;</root>	1	CONTROL.SCH	
111	U10E	14069	RS232	5	RS232.SCH	
112	Ulof	14069	R\$232	5	RS232.SCH	
113	U11	4512	ID-UNIT	2	IDUNIT.SCH	
114	U12A	CMP-04	RS232	5	RS232.SCH	
115	U12B	CMP-04	RS232	5	RS232.SCH	
116		CMP-04	RS232	5	RS232.SCH	
117	U12D	CMP-04	RS232	5	RS232.SCH	
118	U13A	CMP-04	YDRIVER	4	YDRIVER.SCH	
119	-	CMP-04	YDRIVER	4	YDRIVER.SCH	
120	-	CRYSTAL 4.0MHz	< <root>&gt;&gt;</root>	1	CONTROL SCH	

TRANSMITTER MARD -NET LIST FILE: TRANSHIT, NET P.1 TO P.2

```
0001 N00001
                                          U1-3 U2-3
                                          Q1-EMITTER R1-2
         0002 N00002
10
                                         R9-1 U3-2
R9-2 Q1-BASE
         0003 N00003
         0004 N00004
                                         Q2-EMITTER R2-2
R10-1 U3-4
R10-2 Q2-BASE
         0005 N00005
0006 N00006
         0007 N00007
         0008 N00008
                                         Q3-EMITTER R3-2
                                         U3-3 U2-9
U3-5 U2-10
U3-7 U2-11
U3-6 R11-1
R11-2 Q3-BASE
15
         0009 Q0/1
         0010 Q1/1
         0011 02/1
         0012 N00012
         0013 N00013
                                         U3-9 U2-12
U3-10 R12-1
Q4-EMITTER R4-2
         0014 Q3/1
20
         0015 N00015
         0016 N00016
         0017 Q4/1
                                         U3-11 U2-13
                                         U3-12 R13-1
U3-14 U2-14
         0018 N00018
         0019 Q5/1
                                         U3-15 R14-1
R12-2 Q4-BASE
         0020 N00020
25
         0021 N00021
                                         Q5-EMITTER R5-2
         0022 N00022
                                         R13-2 Q5-BASE
         0023 N00023
                                         Q6-EMITTER R6-2
         0024 N00024
         0025 N00025
0026 Q6/1
                                         R14-2 Q6-BASE
                                         U4-3 U2-15
U4-2 R15-1
30
         0027 N00027
                                          Q7-EMITTER R7-2
         0028 N00028
         0029 Q7/1
                                          U4-5 U2-1
         0030 NO0030
                                          U4-4 R16-1
                                         R15-2 Q7-BASE
R8-2 Q8-EMITTER
         0031 N00031
         0032 N00032
35
                                         R16-2 Q8-BASE
R17-2 U1-14
         0033 N00033
         0034 TID3
0035 TID2
                                          R18-2
                                                 U1-1
                                          U1-10
         0036 TA3
         0037 +VH
         0038 TID1
                                          R20-2 U1-9
40
                                          U1-7
         0039 TA4
                                          R19-2
                                                  U1-11
         0040 TIDO
         0041 TA5
                                          U1-2
                                          U1-15
         0042 TA6
                                          U2-5
         0043 TAO
                                          U2-6
         0044 TA1
45
         0045 TA2
0046 TEN
                                          U2-7
                                          RPACK1-16 RPACK1-15 RPACK1-14 RPACK1-13 RPACK1-12 RPACK1-11 RPACK1-10 RPACK1-9
         0047 -VH
                                          D1-ANODE D2-ANODE D3-ANODE D4-ANODE D5-ANODE D6-ANODE D7-ANODE D8-ANODE
         0048 GND
50
                                          U4-8 U4-7 U4-9 U4-11
                                          U4-14 U3-8 U2-8 U1-8
U1-5 U2-4 U1-4
                                          R8-1 R7-1 U4-1 R6-1
         0049 VCC
                                          R5-1 R4-1 R3-1 U3-1
```

55

			R2-1 R1-1	U2-2 U2-16	
10	•		R17-1 R18-	1 R20-1 R19-	1
			U1-16		
	0050 XDRV0		D1-CATHODE	RPACK1-1 Q1-	COLLECTOR
	0051 XDRV1		D2-CATHODE	Q2-COLLECTOR	RPACK1-2
	0052 XDRV2		D3-CATHODE	Q3-COLLECTOR	RPACK1-3
	0053 XDRV3		D4-CATHODE	Q4-COLLECTOR	RPACK1-4
15	0054 XDRV4		D5-CATHODE	Q5-COLLECTOR	RPACK1-5
	0055 XDRV5		D6-CATHODE	Q6-COLLECTOR	RPACK1-6
	0056 XDRV6		D7-CATHODE	Q7-COLLECTOR	RPACK1-7
	0057 XDRV7		D8-CATHODE	Q8-COLLECTOR	RPACK1-8
	0058 AYDRVO	OYDRVO			
	0059 AYDRV1	OYDRV1			
20	0060 AYDRV2	OYDRV2			
	0061 AYDRV3	OYDRV3			
	0062 AYDRV4	OYDRV4			
	0063 AYDRV5	OYDRV5			
	0064 AYDRV6	OYDRV6			
	0065 AYDRV7	OYDRV7			
25	, -				

TRANSMITTER MARD
CROSS REF.
FILE: TRANSMIT. CRF.
P. 1. TO P.Z.

TRANSMITTER Revised: April 19, 1992
RIT - TRANSMIT.SCH Revision: 1.0
Part Cross Reference Listing April 19, 1992 18:40:52 Page 1

	Item	Reference	Part	Sheetname	Sheet#	Filename
	1	D1	1N4150	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
15	2	D2	1N4150	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	3	D3	1N4150	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	3 4	D4	1N4150	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	5	D5	1N4150	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	6	D6	1N4150	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	7	D7	1N4150	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
20	7 8	DŠ	1N4150	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	9	Q1	2N4403	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	10	Q2	2N4403	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	11	Q3	2N4403	<< <root>&gt;&gt;</root>	1	TRANSMIT SCH
	12	Q4	2N4403	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
· ·	13	Q5	2N4403	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
25	14	Q6	2N4403	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	15	Q7	2N4403	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	16	Q8	2N44O3	<< <root>&gt;&gt;</root>	1	TRANSMIT SCH
	17	RPACK1	- 10K	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	18	R1	33	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
30	19	R2	33	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
30	2ô	R3	33	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	21	R4	33	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	22	R5	33	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	23	R6	33	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	24	R7	33	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
35	25	R8	33	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
00	26	R9	100	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	27	R10	100	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	28	R11	100	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	29	R12	100	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	30	R13	100	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
40	31	R14	100	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	32	R15	100	(((root>>>	1	TRANSMIT.SCH
	33	R16	100	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	34	R17	22K	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	35	R18	22K	<< <root>&gt;&gt;</root>	ï	TRANSMIT.SCH
	36	R19	22K	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
45	37	R20	22K	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	38	V1	14585	<< <root>&gt;&gt;</root>	ī	TRANSMIT.SCH
	39	U2	4099	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	40	U3	мс14049ИВ	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH
	41	υ <b>4</b>	MC14049UB	<< <root>&gt;&gt;</root>		TRANSMIT.SCH
	-11	· ·				

55

50

Page 2

0	TRANSM RIT - Part C	ITTER TRANSMIT.SC ross Refere	H nce Listin	g April	L 19,	Revision: 1.0	. 19, 1992 Page
	Item	Part	Reference	Sheetname	Sheet	# Filename	
	1	100	R9	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
5 .	2	100	R10	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	3	100	R11	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	4	100	R12	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	5 6	100	R13	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	6	100	R14	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	7	100	R15	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
20	8	100	R16	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	9	10K	RPACK1	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	10	14585	บา	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	11	1N4150	D1	<< <raot>&gt;&gt;</raot>	1	TRANSMIT.SCH	
	12	1N4150	D2	<< <raot>&gt;&gt;</raot>	1	TRANSMIT.SCH	
_	13	1N4150	D3	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	•
?5	14	1N4150	D4	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	•
	15	1N4150	D5	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	16	1N4150	D6	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	17	1N4150	D7	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	18	1N4150	D8	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	19	22K	R17	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
80	20	22K	R18	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	21	22K	R19	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	22	22K	R20	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	23	2N4403	Q1	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	24	2N4403	Q2	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	25	2N4403	93	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
35	26	2N4403	Q4	<< <root>&gt;&gt;</root>	1	TRANSMIT.SCH	
	27	2N4403	Q5	<< <root>&gt;&gt;</root>		TRANSMIT.SCH	
	28	2N4403	Q6	<< <root>&gt;&gt;</root>		TRANSMIT.SCH	
	20 29	2N4403	Q7	<< <root>&gt;&gt;</root>		TRANSMIT.SCH	
	30	2N4403	Q8	<< <root>&gt;&gt;</root>		TRANSMIT. SCH	
10			R1	<< <root>&gt;&gt;</root>		TRANSMIT.SCH	
v	31	33	R2	<< <root>&gt;&gt;</root>		TRANSMIT.SCH	
	32		R3	<< <root>&gt;&gt;</root>		TRANSMIT.SCH	
	33	33	лэ R4	<< <ru>&lt;&lt;<ru>&lt;&lt;<ru><!--<ru--></ru></ru></ru>		TRANSMIT.SCH	
	34			<< <root>&gt;&gt;</root>		TRANSMIT.SCH	
	35	33	R5	<< <ru><!--<ru--></ru>		TRANSMIT.SCH	
15	36		R6	<< <ru><!--<ru--></ru>		TRANSMIT.SCH	
10	37	33	R7	<< <ru><!--<!</td--><td>-</td><td>TRANSMIT.SCH</td><td></td></ru>	-	TRANSMIT.SCH	
	38		R8			TRANSMIT.SCH	
	39	4099	U2	<< <ru><!--<ru--></ru>		TRANSMIT.SCH	
	40			<< <ra>&lt;&lt;<ra>&lt;&lt;&lt;&lt;</ra></ra>		TRANSMIT.SCH	
	41	MC14049UB	1 U4	<< <root>&gt;&gt;</root>		IMMORILI, COII	

5

RECEIVED CARD
METLIST
FILE RCV. NET
P. A TO P. 2

```
U1-3 U2-3
          0001 N00001
                                           Q1-EMITTER R1-2
          0002 N00002
                                           R9-1 U3-2
R9-2 Q1-BASE
          0003 N00003
          0004 N00004
10
                                           Q2-EMITTER R2-2
          0005 N00005
                                           R10-1 U3-4
R10-2 Q2-BASE
Q3-EMITTER R3-2
          0006 N00006
          0007 N00007
          80000N 8000
          0009 Q0/1
                                           U3-3 U2-9
                                           U3-5 U2-10
U3-7 U2-11
U3-6 R11-1
15
          0010 Q1/1
          0011 Q2/1
0012 N00012
          0013 N00013
                                           R11-2 Q3-BASE
                                           U3-9 U2-12
U3-10 R12-1
          0014 Q3/1
          0015 N00015
0016 N00016
20
                                           Q4-EMITTER R4-2
                                           U3-11 U2-13
U3-12 R13-1
          0017 Q4/1
          0018 N00018
                                           U3-14 U2-14
          0019 Q5/1
                                           U3-15 R14-1
          0020 N00020
          0021 N00021
                                           R12-2 Q4-BASE
25
                                           Q5-EMITTER R5-2
          0022 N00022
          0023 N00023
                                           R13-2 Q5-BASE
                                           Q6-EMITTER R6-2
          0024 N00024
                                           R14-2 Q6-BASE
U4-3 U2-15
U4-2 R15-1
          0025 N00025
0026 Q6/1
30
          0027 N00027
          0028 N00028
                                            Q7-EMITTER R7-2
                                           U4-5 U2-1
          0029 Q7/1
          0030 N00030
                                           U4-4 R16-1
                                           R15-2 Q7-BASE
          0031 N00031
                                            R8-2 Q8-EMITTER
          0032 N00032
35
          0033 N00033
                                            R16-2 Q8-BASE
                                            R17-2
                                                    V1-14
          0034 TID3
          0035 TID2
0036 TA3
                                            R18-2
                                                     U1-1
                                            U1-10
          0037 +VH
          0038 TID1
                                            R20-2 U1-9
40
          0039 TA4
0040 TIDO
                                            U1-7
                                            R19-2 V1-11
                                            U1-2
          0041 TA5
                                            U1-15
          0042 TA6
                                            U2-5
          0043 TAO
45
          0044 TA1
                                            U2-6
                                            U2-7
           0045 TA2
           0046 TEN
                                            บ1-6
                                            RPACK1-16 RPACK1-15 RPACK1-14 RPACK1-13
RPACK1-12 RPACK1-11 RPACK1-10 RPACK1-9
D1-ANODE D2-ANODE D3-ANODE D4-ANODE
D5-ANODE D6-ANODE D7-ANODE D8-ANODE
          0047 -VH
           0048 GND
50
                                           U4-8 U4-7 U4-9 U4-11
U4-14 U3-8 U2-8 U1-8
U1-5 U2-4 U1-4
                                            R8-1 R7-1 U4-1 R6-1
           0049 VCC
                                            R5-1 R4-1 R3-1 U3-1
55
```

			R2-1 R1-1	U2-2 U2-16	
			R17-1 R18-	1 R20-1 R19-	1
10			U1-16		
	0050 XDRV0		D1-CATHODE	RPACK1-1 Q1-	COLLECTOR
	0051 XDRV1		D2-CATHODE	Q2-COLLECTOR	RPACK1-2
	0052 XDRV2		D3-CATHODE	Q3-COLLECTOR	RPACK1-3
	0053 XDRV3		D4-CATHODE	Q4-COLLECTOR	RPACK1-4
	0054 XDRV4		D5-CATHODE	Q5-COLLECTOR	RPACK1-5
15	0055 XDRV5		D6-CATHODE	Q6-COLLECTOR	RPACK1-6
	0056 XDRV6		D7-CATHODE	Q7-COLLECTOR	RPACK1-7
	0057 XDRV7		D8-CATHODE	Q8-COLLECTOR	RPACK1-8
	0058 AYDRVO	OYDRVO			
	0059 AYDRV1	OYDRV1			
	0060 AYDRV2	OYDRV2			
20					
20	0061 AYDRV3	OYDRV3			
	0062 AYDRV4	OYDRV4			
	0063 AYDRV5	OYDRV5			
	0064 AYDRV6	OYDRV6			
	0065 AYDRV7	OYDRV7			
		•			

ΔO

5

5

RECEIVER CARD CROSS REF FILE REV CRE P-1 TO P.

RECIEVER Revised: April 17, 1992 Revision: 1.0 RIT - RCV.SCH Part Cross Reference Listing April 19, 1992 17:58:37 Page 1 10 Item Reference Part Sheetname Sheet# Filename C1 47uF <<<root>>> RCV.SCH 1 10nF <<<root>>> 1 RCV.SCH 2 C2 RCV.SCH 15 47uF <<<root>>> 3 4 C3 1 C4 1000uF <<<root>>> 1 RCV.SCH 5 RCV.SCH <<<root>>> 1 **C**5 10nF RCVAMP.SCH C6 0.1uF **RCVAMP** 2 78 100pF RCVAMP RCVAMP.SCH **C7** RCVAMP.SCH cė **RCVAMP** 0.1uF 3 20 RCVAMP.SCH C9 100pF **RCVAMP** 9 C10 0.1uF **RCVAMP** 4 RCVAMP.SCH 10 4 RCVAMP.SCH RCVAMP 11 C11 100pF 0.1uF RCVAMP 5 RCVAMP.SCH 12 C12 5 RCVAMP.SCH RCVAMP 100pF 13 C13 RCVAMP.SCH 14 D1 1N4150 **RCVAMP** 25 1N4150 RCVAMP 3 RCVAMP.SCH D2 15 4 RCVAMP.SCH 1N4150 RCVAMP 16 **D3** D4 1N4150 RCVAMP 5 RCVAMP.SCH 17 18 330 1 RCV.SCH <<<root>>> R1 ميكان والأخلاص المراجع والمحارج RCV .SCH <<<root>>> 19 R2 18K 1 20 R3 R4 220 <<<root>>> RCV.SCH 30 RCV.SCH <<<root>>> 21 220 1 RCV.SCH 22 R5 220 <<<root>>> 1 23 24 R6 220 <<<root>>> RCV.SCH RCV.SCH <<<root>>> R7 220 1 25 26 RCV.SCH R8 750K <<<root>>> 1 27K 35 RCVAMP 2 RCVAMP.SCH R9 RCVAMP.SCH RCVAMP 2 27 R10 330 28 330 RCVAMP 2 RCVAMP.SCH R11 RCVAMP.SCH 29 RCVAMP 2 R12 10K RCVAMP.SCH 30 31 32 33 34 35 36 37 38 R13 3.9K RCVAMP 2 RCVAMP R14 560 RCVAMP.SCH 40 RCVAMP RCVAMP.SCH 2 R15 3.9K RCVAMP.SCH R16 1.1M RCVAMP 2 RCVAMP.SCH RCVAMP 3 27K R17 RCVAMP.SCH RCVAMP R18 330 3 **RCVAMP** 3 RCVAMP.SCH 330 R19 RCVAMP . SCH 3 **RCVAMP** R20 10K 45 RCVAMP.SCH RCVAMP 3 R21 3.9K RCVAMP 3 RCVAMP.SCH 39 40 R22 560 RCVAMP.SCH R23 3.9K **RCVAMP** 3 1.1M RCVAMP RCVAMP.SCH 41 R24 RCVAMP.SCH RCVAMP 42 R25 27K 4 RCVAMP.SCH 50 43 R26 330 RCVAMP 44 **RCVAMP** 4 RCVAMP.SCH 330\* R27 4 RCVAMP.SCH RCVAMP 45 R28 10K 46 RCVAMP 4 RCVAMP.SCH R29 3.9K RCVAMP 4 RCVAMP . SCH 47 560 R30 RCVAMP.SCH **RCVAMP** 

48 R31

55

3.9K

5 49 R32 1.1M RCVAMP 4 RCVAMP.SCH

. Q 

	RCV.SCH			: 10	Revised: Revision:	1.0	
Part C	ross Refer	ence Lis	ting A	brit 13	, 1992 17:	58:37	Page
Item	Reference	Part	Sheetname	Sheet#	Filename		
50	R33	27K	RCVAMP	5	RCVAMP.SCH		
51	R34	330	RCVAMP	5	RCVAMP.SCH		
52	R35	330	RCVAMP	5	RCVAMP.SCH		
53	R36	10K	RCVAMP	5	RCVAMP.SCH		•
54	R37	3.9K	RCVAMP	5	RCVAMP.SCH		
55	R38	560	RCVAMP	5	RCVAMP.SCH		
56	R39	3.9K	RCVAMP	5	RCVAMP.SCH		
57	R40	1.1M	RCVAMP	5	RCVAMP.SCH		
58	U1	14503	<< <root>&gt;&gt;</root>		RCV.SCH		
59	U2A	CMP-04		2	RCVAMP.SCH		
60	U2B	CMP-04	RCVAMP	3	RCVAMP.SCH		
61	U2C	CMP-04	RCVAMP	4	RCVAMP.SCH		
62	U2D	CMP-04	RCVAMP	5	RCVAMP.SCH		
63	U3	0P16	RCVAMP	2	RCVAMP.SCH		
64	U4	OP16	RCVAMP	3	RCVAMP . SCH		
65	ชร	OP16	RCVAMP	Ħ	RCVAMP.SCH		
66	ช6	0P16	RCVAMP	5	RCVAMP.SCH		

5

```
INNEX II
                                                                       MICROCONTROLLER
                                                                       SOFT WARE
                                                                                       FILE C4. ASM
          * 1/0 ports: ·
10
                               $ Ð
          PRTA
                    equ
          PRTB
                               S 1
                    egu
          PRTC
                               $2
                    equ
                               $3
          PRTD
                    equ
          DDRA
                     equ
                                $4
                                             ; Data Direction
          DDRB
                                 $5
                     equ
15
                                 $6
          DDRC
                     equ
          * Serial Communication:
                                            ; SC Buad Rate
; SC Control Register 1
          SCBRR
                     equ
                                 $0d
          SCCR1
                     equ
                                 S0e
                                            : SC Control Register 2
: SC Status Register
          SCCR2
                                 $0f
                     equ
20
          SCSR
                                 $10
                     eau
                                            ; SC Date Register
                                 $11
          SCDR
                     equ
          * Timer:
                                            : Timer Control Register
; Timer Status Register
          TCR
                                 $12
                     equ
                                 $13
$14
          TSR -
                      equ
                                            : Input Capture High Register
: Input Capture Low Register
25
          ICHR
                     equ
          ICLR
                     equ
                                 $15
                                           Output Capture High Register
Output Capture Low Register
Output Capture Low Register
Counter High Reg.
          TOCMPH
                                 $16
                     equ
          TOCMPL
                                 $17
                     equ
                                 $18
          TCH
                      equ
                                            ; Counter Low Reg.
; Alternate Counter High Reg.
                                 $19
          TCL
                     egu
30
          TACH
                      egu
                                 SIA
                                            : Alternate Counter Low Reg.
                                 $1B
          TACL
                      egu
          * reset and interupts vectors:
          VRESET
                      egu
                                 $1ffe
                                            ; Reset
                                            ; Neset; Softwart Interupt (SWI); External Interupt; Timer Interupts (overflow/input/output); Serital communication interupt
                                 $1ffc
          VSWI
                      egu
          VIRO
                                 $1ffa
                      equ
35
          VTIMER
                                 $1168
                     egu
                                 $1ff6
          VSCI
                      equ
40
```

55

45

50

MICROCONTROLLÉR

SOFTHERE

5 FILE SCAN ASM F1- P.34 Sset DEBUG 10 Sbase 10T Sinclude "c4.asm" :definition of labels ; Time defenitions: RXREL egu 2500 ; Relaxing time after selecting reciever row 15 ; RXSEL\*2uSEC (16 to 65535) : Relaxing time after transmitting TXREL egu 80 ; Memory defenitions: INSTUSESIZE equ 63 ; Ram for various commands use ; Size of SC data transmit buffer SCBUFSIZE egu 56 ; Size of SC instruction Recieve buffer INSTBUFSIZE equ 12 20 egu 4 ; bit 4 in PORT C indicates Not Data Set Ready ; bit 5 in PORT C indicates Not Data Terminal Ready NDSR NDTR egu 5 ; RAM ADDRESSES - VARIOUS VARIABLES 25 : (OVERLAP BOTTOM OF STACK SPACE) ORG \$50 ds 1 MCU ID NUMBER RX cards Status Register RXSR ds 1 Bit 0 Set if EXTENDED addressing MODE needed (cards beyond OL.OH,1L.1H present)
Bit 1 Set if Cards not present by order 30 (For example card 3L connected .but not 2H) Bit 6 Set if found any card with one or more of the lines not connected \* SCT ; points the next SC transmit address from SCITA ds 1 ; the bottom of transmit buffer 35 set call to SENDDATA when DTR points end address of SC transmit from bottom SCITEA ds 1 of buffer address of SC data transmit buffer SCBUF ds SCBUFSIZE bit 7 should always be 0 INSTBUF ds INSTBUFSIZE Address of instruction recieved 40 byte 0 - bits 0-3 location in inst. buffer for next data recieve byte 1 - bits 0-4 instruction code bit 5 error while recieving instruction bit 6 Ready for next instruction set after recieved all instruction bit 7 45 byte 2 - bits 0-3 location of last byte of message relative to bottom of inst. buffer ; bytes 3-15 - data for each instruction ; This byte are used for various command by MCU INSTUSE de INSTUSESIZE : each command use it in different way \* GENERAL 50 ; bit 0 - store I flag by STOREI subroutine TSTORE ds 1 ; bits 1-7 UNUSED ; byte for temporary data in interrupts QTMP1 ds 1

1

; or teporary data

TMP1

TMP2

55

ds 1

ds 1

: 2 bytes for passing data to subroutines

```
* COMMANDS USE IN INSTUSE RAM
         ; Recieved Instruction code location
10
                   equ INSTBUF+1
        CMDCODE
         ; GETSTAT (8) and GETWIDTH (12)
                  egu INSTUSE
                                  ; to INSTUSE+29, Wave in reciever
        WAVE
                   equ INSTUSE+30
        WBITNUM
        STATCOUNT equ INSTUSE+40
15
         ; SCANCONFIG (10)
         ; The following used by GETCONNECT subroutine:
                   equ INSTUSE
        SAMPLEA
        SAMPLEB
                   equ SAMPLEA+1
20
                   equ SAMPLEB+1
        SAMPLEC
        RCVPRESENT equ SAMPLEC+1
                   equ RCVPRESENT+1
        PPSTAT
        PPCONNECT equ PPSTAT+1
                   equ PPCONNECT+1
        PPWARN
         ; The following used by SCANCONFIG and SCANHALFTX:
25
                   equ PPWARN+1
        HALFTA
        TOHAL FTA
                   equ HALFTA+1
                                    (only by SCANCONFIG)
        TXCOL
                   equ TOHALFTA+1
                   equ TXCOL+1
        RXCOL
                   equ RXCOL+1
        RXROW
        RENADDR
                   equ RXROW+1
30
        HTXSTATUS equ RENADDR+1
        DATALADDR equ HTXSTATUS+1
                   equ DATALADDR+1
                                    ;32 bytes
        HTXDATAL
        HTXDATAH
                   equ HTXDATAL+32
                                    ;16 bytes
35
         The following used by REPRXCARDS (and REP2RXCARD) subroutines:
        REPRXCOL equ INSTUSE
         REPRXADDR equ REPRXCOL+1
         TOREPRXADDR equ REPRXADDR+1
                  equ TOREPRXADDR+1
        BYRCV
                   egu BYRCV+1
                                  ;8 bytes
        PYRCV
40
         ***
         MACROS
           ****
                                      ; START TIMER TO TIME VALUE
         $MACRO GO_TIMER TIME
                    LDA #{%1>8}
                                      ; TIME HI
45
                     LDX #{%1&$FF}
                                      ; TIME LO
                                      : Set oscilation relax time
                     JSR NTTIMER
         $MACROEND
         SMACRO WAIT_TIMER
                                      ; Wait until timer time enpalsed
                    BRCLR 6,TSR,*
                                      ; Wait for timer output compare
         SMACROEND
50
         ****
         ; VECTORS DEFINITION
```

55

```
5
                    org VRESET
                    dw QRESET
                    org VTIMER
                                 ;(Not in use)
10
                    dw QTIMER
                    org VSCI
                        QSCI
                    ORG $100
15
        RESET SIGNAL
       QRESET:
                    RSP
                    SEI
20
                    LDA #$00
                                  : Set data directions of all ports
                    STA DDRA
                    LDA #Sff
                    STA DDRB
                    LDA #$5f
                    STA DDRC
25
                    BSET 5,PRTC ; SC Not ready to recieve data - yet
                                ; Latch initialization
                    JSR LAINIT
                    CLRA
                    LDX #3
                                 ; I/O CARD latch=$00 (latch 3)
                    JSR LATCHWR
                    BSET 2,PRTC
                                 ; SCAN signal off
30
                                  ; GET ID NUMBER OF MCU
                    JSR GETID
                    JSR SCINIT
                                  ; INIT Serial Communication
                    JMP START
       START:
                    CLI
                    JMP ROUTINE
35
       * This is the main program which wait for instruction
       * or other change when controller idle
40
       ROUTINE
                    CLI
                    JSR LAINIT
                                     ; Reset latches to prevent transistor being on
                    JSR READDATA
                                      ; Read instruction from terminal
                    LDA CMDCODE
                    CMP #$40
                                     ; Check if recieved new command
                    BEQ NONEW
45
       JEXECUTE
                    JSR EXECUTE
                                     ; New command execution
       NONEW
                    SEI
                    JSR SENDDATA
                                     ; send only if possible and needed
                    CLI
                    JMP ROUTINE
                    BRSET 5: CMDCODE, ERROR : Error while recieving command
       EXECUTE
50
                    LDA CMDCODE
                    CMP #$80
                                       ;Compare stop
                    BEQ CSTOP
                    CMP #$81
                                       :Compare reset
```

3

```
BEQ CRESET
                  CMP #$88
                                     ;Compare getstat
5
                  BEQ CGETSTAT
                                     :Compare testpoint
                  CMP #$89
                  BEQ CIESTPOINT
                                     ;Compare to scanconfig
                  CMP #$8A
                  BEQ CSCANCONFIG
10
                                     ;Compare to reprxcards
                  CMP #$8B
                  BEQ CREPRXCARDS
                  CMP #$8C
                                     :Compare to getwidth command
                  BEQ CGETWIDTH
                  BRA ERROR
                                         ; Command not recognized, go error
     ERROR
                  LDA #$80
                                     :Start transmit
15
                  JSR SCFAPPEND
                                     :transmit ID
                  LDA ID
                  JSR SCFAPPEND
                  LDA #$20
                                     ;Transmit error in recieving mark
                  JSR SCFAPPEND
20
                  LDA CMDCODE
                                     ;Transmit command code which error occured
                  JSR SCFAPPEND
                                     ;End of message
                  CLRA
                  JSR SCFAPPEND
                  CLR INSTBUF
25
                  LDA #$40
                                     ;Reset Instruction buffer
                  STA CMDCODE
                  RTS
     CSTOP
                  JMP STOP
                  JMP RESET
30
     CRESET
                  JMP GETSTAT
     CGETSTAT
     CTESTPOINT
                  JMP TESTPOINT
     CSCANCONFIG
                  JMP SCANCONFIG
     CREPRXCARDS
                  JMP REPRXCARDS
                  JMP GETWIDTH
     CGETWIDTH
35
     ; STOP command
     : If SCBUF Not empty Remove content of SCBUF and send BREAK to terminal
     STOP
                  SEI
40
                  LDA SCITA
                  CMP SCITEA
                                     ; If TX empty skip break send
                  BEQ STOPTEMPTY
                                     ; Send BREAK
                  BSET SBK, SCCR2
                  BCLR SBK, SCCR2
45
     STOPTEMPTY
                  CLR SCITA
                  CLR SCITEA
                  CLI
                  CLR INSTBUF
                                    :Reset instruction buffer
                  BSET 6, CMDCODE
                  RTS
50
     ******
     ;Send break to terminal if transmitter buffer not empty
     ;and reset the MCU
                  JSR STOP
     RESET
```

4

```
JMP QRESET
5
      ****
        Executing get statics command
        Format: ID.8.7, YRCV latch, RCVEN.
                TX Y-DRV latch, TA (bit 7 = 0), Number of waves to create (1 to 256)
10
        Return transmit of:
          128.
        for each wave: [ID,8,left to count,
                        point of start transmition pulse, point of end trans. pulse,
                        30.30 bytes of wave from end to start (from PRTA)...],
      ; 0 at end of message
15
      ; Modifies TMP1, TMP2, AC, XR
      GETSTAT
                   LDX #2
                                  ;Choose y rcv select latch
                   LDA INSTBUF+3
                                  ;Yrcv latch (select y of reciever)
                   JSR LATCHWR
                                  ;Write ACC to latch
                   GO_TIMER RXREL ;Start timer to insure enough space before transmit
                                  :Wait until RXREL time enpalsed
                   WAIT TIMER
20
                   LDA INSTBUF+4
                                  ;Reciever enable select
                   ORA #$FO
                                  Prevent unwanted enable of latches
                   STA PRTB
                   BSET O,PRTC
                                  ;Enable 4->16 multiplexer latch
                                  ;Choose Transmitter y-driver latch (short delay)
                   LDX #1
                   BCLR O,PRTC
                                  ;Disable multiplexer latch (after short delay)
25
                   LDA INSTBUF+5
                                  ; Y-drv latch data
                   JSR LATCHWR
                                  ; Write it to latch
                   LDX #0
                                  ;Choose transmitter latch
                  LDA INSTBUF+6
                                  :Transmitter latch data
                   JSR LATCHWR
                                  ;Choose transmitter
30
                   LDX INSTBUF+7
                  STX STATCOUNT
                  BSET 6, INSTBUF+1 ; Mark that ready to recieve next instruction
                  LDA #$80
                                  ; Send 128 at start of message
                   JSR SCFAPPEND
                                  ; Send it
      GETSTATLOOP
                  SEI
35
                   JSR GETPOINT
                                  ; Getting wave
                  CLI
                  GO_TIMER TXREL; Minimum time before next transmit
                  WAIT TIMER
                  LDA ĪD
                  JSR SCFAPPEND
                                ; Send ID of card
40
                  LDA #8
                  JSR SCFAPPEND
                                 : Send command code
                  LDA STATCOUNT
                  JSR SCFAPPEND
                                 ; Send number of waves left to create
                  LDA #1
                                   Point of start transmition in wave
                  JSR SCFAPPEND
                                   Send it
45
                  LDA #5
                                   Point of end transmition in wave
                  JSR SCFAPPEND
                                   Send it
                  LDA #6
                                  ; Number of points in wave to send
                  JSR SCFAPPEND
                                  ; send it
                  TAX
50
                  DECX
     SENDWAVELOOP LDA CMDCODE
                                  ; Load command in instruction buffer
                  CMP #$80
                                  ; Compare with stop
```

```
5
                   BEQ GETSTATRTS ; If stop, go to end - (doesn't complete sending)
                                ; Load wave value
                   LDA WAVE,x
                   JSR SCFAPPEND ; Append it to transmitter buffer
                   DECX
                   BPL SENDWAVELOOP ; Send all wave from end to beggining DEC STATCOUNT
10
                   BNE GETSTATLOOP ; Go to next wave if needed
      GETSTATRTS
                   LDA #0
                   JSR SCFAPPEND ; Mark the end
                   RTS
      ******
15
      ; Executing GETWIDTH command to measure pulse width
        in point of recieving while transmitting in other point
      ; Format: ID, 12, 8, YRCV latch, RCVEN,
                TX Y-DRV latch, TA (bit 7 = 0), Bit of RL (PRTA) to check.
                Number of pulses to create (1 to 255)
20
       Return transmit of:
          128, ID, 12, number of pulses created, { 1 byte for each pulse (W) } .
        0 at end of message
       pulse width = 10uSec + 2.5uS*W
(mininum:10uSEC (W=0) Maximum:45uSEC (W=14)
        Modifies TMP1,TMP2,AC,XR
25
      GETWIDTH
                   LDX #2
                                   :Choose y rcv select latch
                   LDA INSTBUF+3
                                  ;Yrcv latch (select y of reciever)
                   JSR LATCHWR
                                   ;Write ACC to latch
                   LDA INSTBUF+4
                                  ;Reciever enable select
                   ORA #$FO
                                   ;Prevent unwanted enable of latches
                   STA PRTB
30
                   BSET O.PRTC
                                  ;Enable 4->16 multiplexer latch
                   LDX #1
                                  ;Choose Transmitter y-driver latch (short delay)
                   BCLR O,PRTC
                                  ;Disable multiplexer latch (after short delay)
                   LDA INSTBUF+5
                                 ; Y-drv latch data
                   JSR LATCHWR
                                   ; Write it to latch
35
                   GO_TIMER RXREL :Start timer to insure enough space before transmit
                   WAIT TIMER
                                  :Wait until RXREL time enpalsed
                   LDX #0
                                   ;Choose transmitter address latch
                   LDA INSTBUF+6
                                  ;Transmitter latch data
                   JSR LATCHWR
                                  ;Choose transmitter
                   LDA INSTBUF+7
                                 :Bit of PRTA to check
40
                   STA WBITNUM
                   LDX INSTBUF+8
                   STX STATCOUNT
                   BSET 6, INSTBUF+1 : Mark that ready to recieve next instruction
                   LDA #$80
                                    Send 128 at start of message
                   JSR SCFAPPEND
                                  ; Send it
45
                   LDA ID
                   JSR SCFAPPEND ; Send ID of card
                   LDA #12
                   JSR SCFAPPEND ; Send command code
                   LDA STATCOUNT
                   JSR SCFAPPEND ; Send number of waves left to create
50
      GETWIDTHLOOP SEI
                   LDX WBITNUM
                                  ; Bit number (reciever) to check
                   JSR GETRCVTIME ; Getting RX width
```

```
CL.I
                  JSR SCFAPPEND ; Append pulse width to transmitter buffer
                  GO_TIMER TXREL ; Minimum time before next transmit
                  WAIT_TIMER
                  LDA CMDCODE
                                 ; Load command in instruction buffer
                  CMP #$80
                                 ; Compare with stop
10
                  BEQ GETPULSERTS; If stop, go to end - (doesn't complete sending)
                  DEC STATCOUNT
                  BNE GETWIDTHLOOP ; Go to next wave if needed
     GETPULSERTS
                 LDA #0
                  JSR SCFAPPEND ; Mark the end
                  RTS
15
     *****
     ; Getting wave shape in reciever before and after transmition
     ; before using this subroutine define transmition and recieving point
     ; store data from WAVE to WAVE+29
     ; transmitter on before WAVE+12
20
     ; transmitter off before WAVE+24
     ; modifies PRTB.AC
     :GETWAVE
                   LDA #SE7
                                  ;Set address to TEN output, DATA 0
                   STA PRTB
                                  ;Enable transmitter latch
                   BCLR 5,PRTB
     ; $CYCLE_ADDER_ON
                                  ;Start counting cycles for .lst file
                   LDA PRTA
                                  ;Read reciever RL port
                   STA WAVE
                   LDA PRTA
                   STA WAVE+1
                   LDA PRTA
30
                   STA WAVE+2
                   LDA PRTA
                   STA WAVE+3
                   LDA PRTA
                   STA WAVE+4
35
                   LDA PRTA
                   STA WAVE+5
                   LDA PRTA
                   STA WAVE+6
                   LDA PRTA
                   STA WAVE+7
40
                   LDA PRTA
                   STA WAVE+8
                   LDA PRTA
                   STA WAVE+9
                   LDA PRTA
45
                   STA WAVE+10
                   LDA PRTA
                   STA WAVE+11
                                  ;Transmiter Enable (set TEN)
                   BSET 4,PRTB
                   LDA PRTA
                   STA WAVE+12
50
                   LDA PRTA
                   STA WAVE+13
                   LDA PRTA
                   STA WAVE+14
```

7

```
LDA PRTA
                   STA WAVE+15
                   LDA PRTA
                   STA WAVE+16
                   LDA PRTA
                   STA WAVE+17
10
                   LDA PRTA
                   STA WAVE+18
                   LDA PRTA
                   STA WAVE+19
                   LDA PRTA
15
                   STA WAVE+20
                   LDA PRTA
                   STA WAVE+21
                   LDA PRTA
                   STA WAVE+22
                   LDA PRIA
20
                   STA WAVE+23
                   BCLR 4, PRTB
                                     :Transmitter Disable (Clear TEN)
                   LDA PRTA
                   STA WAVE+24
                   LDA PRTA
                   STA WAVE+25
25
                   LDA PRTA
                   STA WAVE+26
                   LDA PRTA
                   STA WAVE+27
                   LDA PRTA
30
                   STA WAVE+28
                   LDA PRTA
                   STA WAVE+29
                                   ;Stop counting cycles for .1st file
     ; $CYCLE_ADDER_OFF
                   BSET 5 PRTB
                                   :Disable transmit latch
                   RTS
35
     *****
     :Subroutine to execute SCANCONFIG command
     scans transmittion cards and return connectivity of all cards
     ; Format: idle, ID, 10, 4, from Half Transmitter Address (HALFTA), to HALFTA
     ; (From .. to means the range of addresses transmitter cards will be scanned
     ; e.g. if you want to scan all system use from=$00 to=$7C)
     ; return: idle,128, and for each half Trasmitter:
     ; [ID.10.HALFTA.HTXSTATUS.HALFTXDATAL.HALFTXDATAH.1 if other cards scanned or
                                                        0 if end of message]
      see SCANHALFTX for explanation about HALFTA, HTXSTATUS, HALFTXDATAL, HALFTXDATAH
     SCANCONFIG
                  LDA INSTBUF+3
                  AND #$7C
                                   ;Set half transmitter address of start loop
                  STA HALFTA
                  LDA INSTBUF+4
                  AND #$7C
                  STA TOHALFTA
                                   ;half trasnmitter adderr to end loop
50
                  BSET 6.INSTBUF+1 ; Mark that ready to recieve next instruction
     SCANHALOOP
                  JSR SCANHALFTX
                                    ;Scan half TX card
                                    ;send start of card/message byte
                  LDA #$80
                   JSR SCFAPPEND
```

```
Б
                    LDA ID
                                     :send ID of this MCU
                    JSR SCFAPPEND
                    LDA #10
                                     :Command code
                    JSR SCFAPPEND
                    LDA HALFTA
                    AND #$7C
                                     ; send HALFTA of transmitters scanned
10
                    JSR SCFAPPEND
                    LDA HTXSTATUS
                    JSR SCFAPPEND
                                     :Transmit HTXSTATUS of transmitter scanned
                    BRSET 7, HTXSTATUS, SKIPSCANSCT ; if bit 7 is set it means
                                                    ;TX card not found so don't
15
                                                    ;transmit HTXDATA
       SCANSCT
                    LDA HTXDATAL,x ;loop to SC transmit of all HTXDATAL, HTXDATAH
                    JSR SCFAPPEND
                    INCX
                    CPX #48
20
                    BNE SCANSCT
       SKIPSCANSCT
                    LDA HALFTA
                    AND #$7C
                    CMP TOHALFTA
                    BEQ ENDSCAN
                                   ; If scanned last transmitter goto ENDSCAN
                                   :Read data to check for STOP command
                    JSR READDATA
25
                    LDA CMDCODE
                    CMP #$80
                                   :If recieved stop command
                                   ;Stop scanning
                    BEQ ENDSCAN
                    LDA #1 ; transmit 1 to declare there are more cards to transmit
                            : it will be transmitted when finish its scanning
                    JSR SCFAPPEND
30
                    LDA HALFTA
                    ADD #4
                                    ; Next half TX card
                    STA HALFTA
                    BRA SCANHALOOP
                                    ; Next scan
       ENDSCAN
                    LDA #0
                                    ; Code of no more data to transmit
35
                    JSR SCFAPPEND
                    RTS
                   *****
       : Scanning half transmitter card
         parameter passed to subroutine:
40
              HALFTA (address) - address of half transmitter card to scan
                     (bit 0.1 ignored (and may be modified during scanning),
                      bit 2 low/high part of card,
                      bits 3-6 ID of card,
                      bit 7 must be 0)
         Return:
45
         HTXSTATUS: bits 0-3 noise counter (0= no noise, 15=maximum noise)
                    bit 6 set if and only if found error in reciever card connectivity
                              (not all RL# Lines not connected)
                  bit 7 is one if and only if no points of transmitter card
                          connected or no reciever card present (in this case
                          HTXDATAL not updated)
50
       ; HTXDATAL: a byte of data for each transmitter point (32 bytes total)
                   which have the following value:
                   if bit 7 is one found receiving point for the transmitter
```

```
and other bits describe the reciever point found:
                     bit 0-1 row (line) number in reciever card
                    bit 2 which reciever card of the two (0=L, 1=H)
                    bit 3-5 REN address
                    bit 6 is set if signal recieved in more than 1 point,
                           (indicate problem only if bit 3 of HTXDATAH also set)
                    bit 7 is 1
10
                   the column of recieving point is set in HTXDATAH (see below)
                  if bit 7 is 0 it indicates:
                     data $00 = no recieving point found for this transmitter
                     data $20 = transmittion point not connected
                     data $10 = TOVF (Transmitter current overflow)
15
       HTXDATAH: half byte of data for each transmittion points (total 16 bytes)
                  bit 0-2 points column number of RX point if connected
                  bit 3 is set if recieved signal in more than one point,
                         with only small gap in reciever pulse width (so not sure if point is correct)
        The order of bytes in HTXDATAL is:
20
                  COLUMN OF
                                    ROW OF TRANSMITTION
                 TRANSMITTION
                                    IN HALF CARD
       $00
                   0
                                      0
        $01
                   0
                                      1
       $02
                                      2
                   0
25
       $03
                   0
                                      3
                                      0
       $04
                   1
       $05
                                      1
                                      2
       S1E
30
      ; $1F
                                      3
      ; In HTXDATAH:
                                             ROW OF TRANSMITTION
                 BITS
                           COLUMN OF
      : OFFSET
                                             IN HALF CARD
                           TRANSMITTION
        S00
                           0
                                             0
                 0-3
        $01
                 0 - 3
                           0
                                             1
       SOF
                           34
                                             0
       $00
40
        $01
       SOF
                 4-7
                           7
                                             3
      ; Other Variables (address) used:
45
               - Column of recieving (0-7)
       RENADDR - Reciever Enable address (0-7)
TXCOL - Column of transmittion (0-7)
                - Row of recieveing in side couple RX cards (0-7)
       RXROW
      : Modifies: TMP1,TMP2,AC,XR
      SCANHALFTX
                   LDA #$80
                    STA HTXSTATUS :Bit 7 cleared when first transmit point found
                   LDX #48
                                    ;Loop for reseting HTXDATA
                   DECX
      SCANRSTLP
                    BMI SCANLPEXIT1
```

5	SCANLPEXIT1 RXCOLLOOP	LDX RXCOL JSR TWOPOWERX LDX #2 JSR LATCHWR GO_TIMER RXREL	;Start RX COLUMN LOOP with column 0;Load reciever y-selected;AC=2^XR (For Y-rcv select latch);Reciever column latch write;Write AC to latch;Start counting RXREL time;to ensure relaxing of rx point after
15	RENADDRLOOP	WAIT_TIMER CLR RENADDR LDA RENADDR ORA #\$FO	changing selected row and before transmittion; Wait for relaxing; Start RX ENABLE ADDRESS LOOP with cards OL,OH; Load RX enable address
20		BSET 0.PRTC NOP BCLR 0.PRTC LDA PRTA COMA BNE SCANHXOKO	;Address of RX to PB[03] ;Write to RX 4->16 multiplexer latch ;Delay to ensure writing ;Disable multiplexer latch ;if cards not connected PRTA=\$FF ;Each bit of AC=NOT AC (1's complement) ;if connected continue checking
25	SCANHXOKO TXCOLLOOP	JMP NEXTRENADDR CLR TXCOL LDX TXCOL JSR TWOPOWERX LDX #1 JSR LATCHWR	;If not connected go to next card ;Start TX COLUMN LOOP with Column 0 ;Load transmitter y select ;AC=2 XREG (for Y-driver latch) ;Ydriver latch write ;Write AC to Ydriver latch
30	TXROWLOOP	BCLR 0.HALFTA BCLR 1.HALFTA LDA HALFTA LDX #0 JSR LATCHWR	Start row loop of TA with row X00; Data to write; to transmitter latch; Write it to latch; Check if transmittion point connected
35			; to one of 8 selected reciever points ; (The delay between 2 following calls to this ; subroutine is enough for relaxing of previous ; transmittion, but beware if you shorting ; this delay by deleting some commands)
40	TXNOWARN	BEQ TXNOWARN JSR GETCONNECT LDA TXCOL	; Check if has warning (marginaly pulse) ; on any reciever ; if no skip re-checking ; If it has doubts (WARN) check connection again
<b>4</b> 5		LSLA LSLA STA DATALADDR LDA HALFTA AND #\$03 ORA DATALADDR	
50		BRCLR 5;PPSTAT, LDA #\$20 LDX DATALADDR STA HTXDATAL,x	DATALADDR=COLUMN*4+LINE (offset of HTXDATAL) SCANHXOK1 ; Check if transmitter not found ; Transmitter not found bit set ; Next row of transmitter

5		
	SCANHXOK1	BCLR 7,HTXSTATUS ;Clear transmitter card not present bit ;(because found transmittion point connected) BRCLR 2,PPSTAT,SCANHXOKIA; If any reciever card of the couple
10		<pre>; present continue ; (usualy detect cards not present ; before this command, expect by noise)</pre>
	SCANHXOK1A	JMP NEXTRENADDR ; Else goto next card BRCLR 3,PPSTAT,SCANHXOK2 ; ERROR in RX cards configuration? BSET 6,HTXSTATUS ;Set ERROR bit
	SCANHXOK2	BRCLR 0.PPSTAT.SCANHXOK3 ; Noise detected? no - skip noise increasemen
16		LDA HTXSTATUS AND #\$OF CMP #\$OF BEQ SCANHXOK3 :Noise counter is maximum
20	SCANHXOK3	INC HTXSTATUS ; Increament noise counter BRCLR 4,PPSTAT,SCANHXOK4 ; Transmitter current Overflow? (TOVF?) LDA #\$10 LDX DATALADDR
	SCANHXOK4	STA HTXDATAL,x; Transmitter overflow bit set BSET 5.HTXSTATUS; set TOVF in HTXSTATUS JMP NEXTTXROW; Don't scan this point CLR RXROW; Start check connection from PRTA bit 0
25	SCANHXLP2	LSR PPCONNECT ; LOOP Check connection of RX bit by bit BCS SCANOKDO
	JSHXCONTLP2 JCHOOSENEW SCANOKDO	JMP CHOOSENEW :(Used because branch out of range) LDX #40 :Short delay to ensure relax of previous transmittion
30	SCANDEL1	DECX BNE SCANDEL1 JSR GETPRTA :Wait for PRTA silence LDX RXROW :Choose bit number for GETRCVTIME JSR GETRCVTIME :Get pulse width in reciever after transmittion
35		STA SAMPLEA ;Store pulse width CMP #3 ;Compare pulse width to 17.5uS BPL SCANOKD2 ;If 17.5uS or more recieved twice. :means points connected
		LDA HTXSTATUS ;Check noise counter AND #\$0F CMP #\$0F BEQ SCANHXOKD1 ;Noise counter is maximum
40	SCANHXOKD1	INC HTXSTATUS :Increament noise counter LDX #70
	SCANDEL2	DECX ;Delay before next transmittion BNE SCANDEL2 JSR GETPRTA ;Wait PRTA silence LDX RXROW ;Choose bit number for GETRCVTIME
45		JSR GETRCVTIME :Get pulse width in RX point after transmittion STA SAMPLEA :Store pulse width CMP #3 :Compare it to 17.5uS BMI JSHXCONTLP2 :If shorted than 17.5uS, Ignore pulse
50	SCANOKD2	; assuming it is noise LDX DATALADDR ; Reach SCANOKD2 if point recieved again after ; verifing
		IST HIXDATAL,x BEQ JCHOOSENEW ; If No other point already founded

```
5
                                    ; goto add put new point in HTXDATA
       :Two points founded:
       :Get twice pulse width of new point (SAMPLEA = pulse1+pulse2)
       :Than twice pulse width of previous point (SAMPLEB = pulse1+pulse2)
       ; If (SAMPLEA+7.5uS(SAMPLEB) then choose previous point
       ; If (SAMPLEB+7.5uS(SAMPLEA) then choose new point of RX
10
       ;else can't decide, set 2 (or more) points connected flag
                    LDX DATALADDR
                    LDA HTXDATAL,x
                    ORA #$40
                    STA HTXDATAL,x ; recieved in more than 1 point bit set
15
                    LDX #100
       SCANDEL 3
                    DECX
                                    ;Delay before next transmittion
                    BNE SCANDEL3
                    JSR GETPRTA
                                    :Wait PRTA silence
                    LDX RXROW
                                    ;Bit number to check in GETRCVTIME
                    JSR GETRCVTIME
                                   ;AC=pulse width in RX after transmittion
20
                    ADD SAMPLEA
                                    ;Add it to previous pulse width
                    STA SAMPLEA
                                    ;SAMPLEA=sum of pulse widths in the 2 samples
                                    of new connected point
                    LDA DATALADDR
                    AND #SOF
25
                    TAX
                    LDA HTXDATAH.x ;Get column of reciever of previous point
                    BRCLR 4.DATALADDR.SCANHXOKD3
                    LSRA
                                   :Rotate left half byte to right
                    LSRA
                    LSRA
30
                    LSRA
       SCANHXOKD3
                    AND #$07
                                   :3 bits of column
                    TAX
                                   ;AC=2'XR (set bit of rcv column)
                    JSR TWOPOWERX
                    LDX #2
                                    :Yrcv latch
35
                    JSR LATCHWR
                                    :Write to latch
                    GO_TIMER RXREL ; Wait point to relax after changing y-rcv
                                   ;wait
                    WAIT TIMER
                    LDX DATALADDR
                    LDA HTXDATAL,x
                    LSRA
40
                    LSRA
                    LSRA
                    AND #$07
                                   ;AC = Reciever Enable address (RENADDR) of
                                   ;previous point
                    ORA #$F0
45
                    STA PRTB
                                   ;Enable write REN latch
                    BSET O,PRTC
                    NOP
                    BCLR O,PRTC
                                   :Disable write REN latch
                    JSR GETPRTA
                                   ; Wait PRTA silence
                    LDX DATALADDR
50
                    LDA HTXDATAL,x ;Get row of recieving in cards (bit of PRTA)
                    AND #$07
                    TAX
                    JSR GETRCVTIME ; Get pulse width in this point
                    STA SAMPLEB
                                   ;store pulse width
55
```

```
LDX #70
      SCANDEL4
                   DECX
                                   ; Delay before next transmittion
                   BNE SCANDEL4
                   JSR GETPRTA
                                   ; Wait PRTA silence
                   LDX DATALADDR
                   LDA HTXDATAL,x ;Get row of recieving in cards (bit of PRTA)
                   AND #$07
10
                   TAX
                   JSR GETRCVTIME ;Get pulse width in this point (again)
                                   ; add it to previous pulse width in this point
                   ADD SAMPLEB
                                   ; SAMPLEB = Sum of pulse width in two checks
                   STA SAMPLEB
                   LDX RXCOL
                   JSR TWOPOWERX
15
                   LDX #2
                                   ;Yrcv latch
                   JSR LATCHWR
                                   ;Restore previos yrcv latch
                   GO_TIMER RXREL ; Wait point to relax after changing y-rcv
                   WAIT TIMER
                                   :wait
                   LDA RENADDR
20
                   ORA #$F0
                   STA PRTB
                                   ;Restore previous latch enable address
                   BSET 0, PRTC
                                   :REN Latch write enable
                   BCLR 0,PRTC
                                   ;Write disable
      ; Clear bit of: 2 points connected, undecide which of them
25
      ; but set it later if still can't decide which pulse is longer
                   LDA DATALADDR
                   AND #SOF
                   TAX
                                     Offset of HTXDATAH
                   LDA #SF7
30
                   BRCLR 4, DATALADDR, SCANHXOKD4 ; If right half byte bit 3 LDA #$7F ; if Left half byte bit 7
                   AND HTXDATAH,x ;Clear bit 3/7
     SCANHXOKD4
                   STA HTXDATAH,x ; Write to correct half byte of TX point
                                   ; (without effecting second half byte)
35
                   LDA SAMPLEA
                   ADD #3
                                   ; SAMPLEA+3(SAMPLEB ?
                   CMP SAMPLEB
                   BMI CHOOSEPREV; If yes, choose previous point of RX
                   LDA SAMPLEB
40
                   ADD #3
                   CMP SAMPLEA
                                   ; SAMPLEB+3<SAMPLEA ?
                   BMI CHOOSENEW ; If yes, choose new point of RX
     ; set bit of 2 points connected, undecide which
                   LDA DATALADDR
                   AND #SOF
45
                   TAX
                                     ;Offset of HTXDATAH
                   LDA #$08
                   BRCLR 4, DATALADDR, SCANHXOKD5 ; If right half byte bit 3
                                  ;if Left half byte bit 7
                   LDA #$80
     SCANHXOKD5
                   ORA HTXDATAH, x ; set bit 3/7
50
                   STA HTXDATAH,x ; Write to correct half byte of TX point
                                   ; (without effecting second half byte)
                   LDA SAMPLEB
                   CMP SAMPLEA
                                   ;SAMPLEB<=SAMPLEA ?
                   BLS CHOOSENEW ; If yes choose new point
```

		·
5	CHOOSEPREV	BRA SHXCONTLP2 ;Leave previous RX point in HTXDATA
	CHOOSENEW	LDX DATALADDR ;offset of HTXDATAL
	OHOOGENEN	LDA RENADDR ; Put new RX point founded in HTXDATA
		LSLA
		LSLA
10		LSLA
		ADD RXROW
		ORA #\$80 ;AC=8*RENADDR+RXROW, bit 7 set
		STA TMP1
		LDA HTXDATAL,x
15		AND ##01000000 ;Don't change bit 6 (2 points connected)
75		ORA IMPROMENTATION OF THE PROPERTY OF THE PROP
		STA HTXDATAL,x ;Reciever address and line
		AND #SOF
		TAX :offset of HTXDATAH
		LDA RXCOL
20		BRCLR 4, DATALADDR, SCANHXOK6 ; check which half of byte in HTXDATAH
		LSLA
		LSLA
		LSLA
	_	LSLA ;Rotate column to left half byte
25	SCANHXOK6	STA TMP1 ;Store column (in correct side of byte)
		LDA HTXDATAH,x
		BRCLR 4,DATALADDR,SCANHXOK6A AND #\$8F :Reset 3 bits of column in left helf byte
		AND #\$8F ; Reset 3 bits of column in left half byte BRA SCANHXOK6B
	SCANHXOK6A	AND #\$F8 ;Reset 3 bits of column if right half byte
30	SCANHXOKEB	ORA TMP1 ; (set correct bits of column in correct side)
50		STA HTXDATAH,x ;Write column received
	SHXCONTLP2	LDA PPCONNECT
		BEQ NEXTTXROW ; If not other point recieved exit loop
		INC RXROW : Next row of reciever
		JMP SCANHXLP2
35	NEXTTXROW	BRCLR O, HALFTA, SCANHXOK7 ; If TX ROW not reached 4th row than next
		BRCLR 1, HALFTA, SCANHXOK7 BRA NEXTTXCOL ; Finished all 4 rows, go to next collumn
	SCANHXOK7	INC HALFTA
	SOMMENON	JMP TXROWLOOP
	NEXTTXCOL	LDX TXCOL
40		CPX #7
		BEQ ENDTXCOLLP
		INC TXCOL
		JMP TXCOLLOOP
	ENDTXCOLLP	BRSET 7, HTXSTATUS, SCANHTXRTS ; Scanned all transmittion points
45		;But didn't found any connected inductor :means TX CARD NOT PRESENT
	MENAGEMANNO	LDX RENADDR
	NEXTREMADUR	CPX #7
		BEQ NEXTRXCOL ; No more RX cards for this collumn
		;so go to next collumn
50		INC RENADDR ; Next couple of RX cards
		JMP RENADDRLOOP
	NEXTRXCOL	LDX RXCOL
		CPX #7

```
5
                  BEQ ENDRXCOLLP : Finished scanning last RX column?
                  INC RXCOL
                                  :No - continue to scan next
                  JMP RXCOLLOOP
                                  :TMP - should be other loop of 2 scans
     ENDRXCOLLP
                  NOP
     SCANHTXRTS
                  RTS
10
     *********
     ; Getting wave at specified point on times:
     ; before transmittion, 10uS,15.0uS,17.5uS,23.0uS, after stopped transmittion
     ; before using this subroutine define transmition and recieving point
     ; store data from WAVE to WAVE+5
15
     ; store TF and TOVF (PRTD) to WAVE+6
     ; transmitter on before WAVE+1
     ; transmitter off before WAVE+5
     ; modifies PRTB, AC, XR
                  LDA #$E7
     GETPOINT
20
                                  ;Set address to TEN output. DATA 0
                  STA PRTB
                  BCLR 5,PRTB
                                  ;Enable transmitter latch
                                  ;Start counting cycles for .lst file
     $CYCLE_ADDER_ON
                  LDX #$D7
                                  ;Code of start transmittion
                  LDA PRTA
                                  ;Read reciever RL port
                  STA WAVE
25
                                  ; O.OuSec Start transmittion
                  STX PRTB
                                  ; 1.0uS
                  NOP
                                  ; 2.5uS Check TF and TOVF
                  LDX PRTD
                                  ; 4.5uS
                  STX WAVE+6
                  NOP
                                   5.5uS
                                  ; 6.5uS
                  NOP
30
                  NOP
                                  ; 7.5uS
                                  ; 8.5uS
                  NOP
                                  ; 10.0uS
                  LDA PRTA
                  STA WAVE+1
                                  ; 12.0uS
                                  ; 14.5uS
                  CLRA
35
                  LDA PRTA
                                  ; 15.0uS
                                  ; 16.0uS
                  NOP
                  LDX PRTA
                                  ; 17.5uS
                                  ; 19.5uS
                  STA WAVE+2
                  STX WAVE+3
                                  ; 21.5uS
                  LDA PRTA
                                  ; 23.0uS
40
                  STA WAVE+4
                  BCLR 4,PRTB
                                  ; Disable trasmitter
                  LDA PRTA
                  STA WAVE+5
                                  ; 1 Sample after stopping transmitter
                                  ;Stop counting cycles for .lst file
     $CYCLE_ADDER_OFF
45
                  BSET 5.PRTB
                                  :Disable transmit latch
                  RTS
       Check whether 2 points connected, and if transmitter connected
       before using this subroutine define transmition and recieving point
50
       IMPORTANT: You should wait between two following calls to this subroutine
                   to ensure relaxing time of transmitter over, and long time (about
                  900 mSEC!) after changing yrcv because of noise come from this
                  transistor switching.
```

```
5
     : This subroutines return the following (by address)
                The following bits is set if and only if:
                 bit 0 - a noise in reciever detected before transmittion
                 bit 2 - both Reciever cards not present for this points
                           (return without doing anything)
10
                 bit 3 - illegal setting of reciever card, probably
                         one of the lines to the card disconnected!
                         (PRTA must be equal to 00 or OF or FO or FF
                          when no transmittion occured)
                 bit 4 - Transmitter driver current overflow (TOVF)
                 bit 5 - Transmitter not found (not TF)
15
                           (return without doing anything)
       each byte of the following has 1 bit for each reciever row,
            (bit 0 for RLO ...)
       The signal in reciever at this points:
       SAMPLEA: 10uS, SAMPLEB: 15.0uS, SAMPLEC: 17.5uS
            (time is measured from start of transmittion)
20
       PPCONNECT: bit set if reciever and transmitter connected
                       BIT = SAMPLEA*SAMPLEB*SAMPLEC)
                   bit set if not sure if connected, and a second check neccary
BIT = SAMPLEA*(SAMPLEB*SAMPLEC)*(NOT PPCONNECT BIT)
       PPWARN:
       modifies AC, XR, PRTB (=$E7), RCVPRESET, Clear I flag (CLI)
                   CLR PPSTAT
                                   : Reset values of status,
     GETCONNECT
                   CLR PPCONNECT
                                   ; point to point connected
                                   ; point to point warnning
                   CLR PPWARN
                   JSR GETPRTA
                                     Get PRTA before transmittion and wait it
                                     to be 'silent', also disable interupts!
                                     Check if noise detected in PRTA before transmittion
                   TSTX
                   BEQ GETCONOK1
30
                   BSET O, PPSTAT
                                  ; If noise detected set noise bit
     GETCONOK1
                   COMA
                   STA RCVPRESENT; Reciever card present if bit equal 1
                                     check only line which are present
                                   ; at least 1 reciever cards present
                   BNE GETCONOK2
                                  ; Mark both reciever cards not present
                   BSET 2,PPSTAT
     RCVNOTPRS
35
                   CLI
                   RTS
     GETCONOK2
                   LDA #SE7
                                   ;Set address to TEN output, (TEN DATA 0)
                   STA PRTB
                                   Enable transmitter latch
                   BCLR 5.PRTB
40
                   LDX #SD7
                                   :Code of start transmittion
                   STX PRIB
                                   ; O.OuSec Start transmition
                   NOP
                                   : 1.0uS
                                   ; 2.0uS
                   NOP
                                   ; 3.0uS
; 4.0uS
                   NOP
                   NOP
45
                                   5.0uS
                   NOP
                   NOP
                                   ; 6.0uS
                   NOP
                                   ; 7.0uS
                                   ; 8.5uS
                                               (for Delay only)
                   CLRA
                                   ; 10.0uS
                   LDA PRTA
                   STA SAMPLEA
                                   ; 12.0uS
                                   ; 13.5uS
                   CLRA
                   LDA PRTA
                                   ; 15.0uS
                                   ; 16.0uS
                   NOP
```

```
5
                    LDX PRTA
                                   ; 17.5uS
                    STA SAMPLEB
                    STX SAMPLEC
                    LDA PRTD
                                   ; Check Transmitter Found (TF bit 4)
                    AND #$30
                                   ; and Transmitter Overflow (TOVF bit 5)
                    EOR #$20
                                   ; reverse TF bit
10
                   ORA PPSTAT
                                   ; add results tp PPSTAT
                   STA PPSTAT
                                   ; Set correct bits at PPSTAT
                                  ; If OK continue, else verify again ; Check Transmitter Found (TF bit 4)
                   BEQ GETCONOK3
                   LDA PRTD
                                   ; and Transmitter Overflow (TOVF bit 5)
                    AND #$30
                   EOR #$20
                                   ; reverse TF bit
15
                   ORA PPSTAT
                                   ; add results tp PPSTAT
                   STA PPSTAT
                                   ; Set correct bits at PPSTAT
      GETCONOK3
                   BCLR 4.PRTB
                                   ; Disable trasmit point
                   BSET 5,PRTB
                                   ; Disable transmit latch
                   CLI
                                   ; Enable interrupts again
                   LDA SAMPLEB
20
                   ORA SAMPLEC
                   AND SAMPLEA
                   AND RCVPRESENT; (Only for presents RX cards)
                   STA PPWARN
                                   ; PPWARN=A*(B+C) (But later cleared if PPCONNECT)
                   LDA SAMPLEA
25
                   AND SAMPLEB
                   AND SAMPLEC
                   AND RCVPRESENT ; (Only for presents RX cards)
                   STA PPCONNECT : PPCONNECT-A*B*C
                   COMA
                   AND PPWARN
30
                   STA PPWARN
                                   ; PPWARN=PPWARN*(NOT PPCONNECT)
                   LDA RCVPRESENT; Reciever card present if bit equal 1
                                   ; check only line which are present
                   CMP #SOF
                   BEQ GETCONNRTS ; only Low reciever card connected
35
                   CMP #SF0
                   BEQ GETCONNRTS; only High reciever card connected
                   CMP #SFF
                   BEQ GETCONNRTS ; Both cards present
                   BSET 3, PPSTAT ; RX hardware failure bit set
      GETCONNRTS
40
      ; Getting value of PRTA by sampling it 4 times
       in delay between the samples. If it's value is not
        changed during 4 samples, it assumes no noise exist
       and return AC=PRTA. if noise detected retry sample it 4 time
       and increase XR (Which counts the noise)
       If after 100 times it can't find constant PRTA it return its value
       Note: Call this subroutine only to get PRTA of time-constant system
50
              without any recent transmittion or y-rcv select.
       Return from this subroutine only after 'silence' in PRTA for at least 60uS
       of 1 sample and XR=100
      ; Modifies: AC=PRTA, XR=noise level, TMP1
```

```
5
                   Set I-flag (disable interupts)
      GETPRIA
                   LDX #255
                                    ; Noise counter = -1
      GETPRTALOOP
                   CLI
                                    ; Enable interupt for short period
                                    ; Any interupt suspended while I-flag set
                                     will be executed now
10
                   SEI
                                    ; Disable interupts to prevent disturbing
                                    ; timing of transmitter-reciever
                   LDA PRTA
                                    ; Get PRTA
                    INCX
                                     increase noise counter
                   CPX #100
                                     Noise counter reached it's maximum
                   BEQ GETPRTARTS ;
                                     Return from loop without getting consist value
15
                                     of porta due to hi noise or hardware failure
                                   ; XR=254 in this case, AC=PRTA (noisy...)
; Check if PRTA didn't changed
                   CMP PRTA
                   BNE GETPRTALOOP ; If changed re-sample port a
                   STX TMP1
                   LDX #15
20
      GETPRTADELAY DECX
                                    ; about 45uS delay before next sample
                   BNE GETPRTADELAY
                   LDX TMP1
                   CMP PRIA ; Check PRIA again
BNE GETPRIALOOP ; If changed re-sample it
                   NOP
25
                   NOP
                   NOP
                   NOP
                   CMP PRTA
                                    : Check PRTA again
                   BNE GETPRTALOOP; If changed re-sample it
      GETPRTARTS
                   RTS
                                    ; PRTA was stable during last 4 samples,
30
                                    : Return its value in AC assuming no noise occured
                                    ; Interupt is disabled now to prevent delay before
                                      usign of PRTA value
                                     : XR is noise counter and equal 0 if no noise detected
35
      ; Check pulse width in reciever point
      ; First define the RX and TX latches
      ; set XR to bit number you want to check (0-7)
      ; and call this subroutine
      ; Return pulse width in AC
      ; pulse time = 10uSEC + AC*2.5uSEC
40
      ; if pulse width<=10uSEC AC=0
      ; if pulse width>=45uSEC AC=14
       Modifies AC, XR, Clear I bit
     GETRCVTIME
                   LDA #$E7
                   STA PRTB
                                   ;Set address to TEN output, (TEN DATA 0)
                   SEI
45
                   BCLR 5.PRTB
                                   ; Enable transmitter latch
                   CPX #0
                   BEQ GETBITO
                   CPX #1 '
                   BEQ GETBIT1
                   CPX #2
50
                   BEQ GETBITA2
                   CPX #3
```

```
BEQ GETBITA3
                                          :(Direct branch is out of range)
                          CPX #4
5
                          BEQ GETBITA4
                          CPX #5
                          BEQ GETBITA5
                          CPX #6
                          BEQ GETBITA6
                          JMP GETBIT7
10
           GETBITA2
                          JMP GETBIT2
           GETBITA3
                          JMP GETBIT3
                          JMP GETBIT4
           GETBITA4
           GETBITA5
                          JMP GETBIT5
15
           GETBITA6
                          JMP GETBIT6
           GETBITO
                         LDX #$D7
                                          ;Code of start transmittion
                         STX PRTB
                                          ; 0.0uSec Start transmition
                         CLRA
                                          ; 1.5uS
20
                                          ; 3.0uS
; 4.5uS
                          CLRA
                         CLRA
                         CLRA
                                          ; 6.0uS
                         CLRA
                                          ; 7.5uS
                                          : 8.5uS
25
                                                   ; 10.0uS (or less)
                         BRCLR O, PRTA, WIDTHA100
                         BRCLR O, PRTA, WIDTHA125
                                                    ; 12.5uS
                         BRCLR O, PRTA, WIDTHA150
                                                   ; 15.0uS
                         BRCLR O, PRTA, WIDTHA175
                                                    ; 17.5uS
                         BRCLR O.PRTA.WIDTHA200
                                                    ; 20.0uS
30
                         BRCLR O, PRTA, WIDTHA225
                                                      22.5uS
                                                    ;
                         BRCLR 0, PRTA, WIDTHA250
                                                      25.0uS
                         BRCLR O, PRTA, WIDTHA275
                                                      27.5uS
                                                   ; 30.0uS
                         BRCLR O, PRTA, WIDTHA300
                         BRCLR O, PRTA, WIDTHA325
                                                    ; 32.5uS
35
                         BRCLR O, PRTA, WIDTHA350
                                                     35.0uS
                         BRCLR 0, PRTA, WIDTHA375
                                                     37.5uS
                         BRCLR O, PRTA, WIDTHA400
                                                    : 40.0uS
                         BRCLR O, PRTA, WIDTHA425
                                                   ; 42.5uS
                         BRA WIDTHA450
                                                    ; 45.0uS (or more)
40
           GETBIT1
                         LDX #$D7
                                         ;Code of start transmittion
                         STX PRTB
                                         ; 0.0uSec Start transmition
                         CLRA
                                         ; 1.5uS
                         CLRA
                                         ; 3.0uS
                         CLRA
                                         ; 4.5uS
45
                         CLRA
                                         ; 6.0uS
                         CLRA
                                         ; 7.5uS
                                         : 8.5uS
                         NOP
                         BRCLR 1, PRTA, WIDTHA100
                                                   ; 10.0uS (or less)
                         BRCLR 1, PRTA, WIDTHA125
                                                   ; 12.5uS
50
                         BRCLR 1, PRTA, WIDTHA150
                                                   ; 15.0uS
                         BRCLR 1, PRTA, WIDTHA175
                                                   ; 17.5uS
                                                   ; 20.0uS
                         BRCLR 1, PRTA, WIDTHA200
                         BRCLR 1, PRTA, WIDTHA225
                                                   ; 22.5uS
                                                   ; 25.0uS
                         BRCLR 1,PRTA,WIDTHA250
55
                         BRCLR 1, PRTA, WIDTHA275
                                                   ; 27.5uS
```

```
; 30.0uS
                          BRCLR 1,PRTA,WIDTHA300
                          BRCLR 1,PRTA,WIDTHA325
                                                    ; 32.5uS
                          BRCLR 1,PRTA,WIDTHA350
                                                    ; 35.0uS
5
                          BRCLR 1, PRTA, WIDTHA375
                                                    ; 37.5uS
                                                    ; 40.0uS
                          BRCLR 1,PRTA,WIDTHA400
                          BRCLR 1,PRTA,WIDTHA425
                                                    ; 42.5uS
                          BRA WIDTHA450
                                                    ; 45.0uS (or more)
10
            WIDTHA450
                          INCA
            WIDTHA425
                          INCA
            WIDTHA400
                          INCA
            WIDTHA375
                          INCA
            WIDTHA350
                          INCA
15
            WIDTHA325
                          INCA
            WIDTHA300
                          INCA
            WIDTHA275
                          INCA
            WIDTHA250
                          INCA
            WIDTHA225
                          INCA
20
                          INCA
            WIDTHA200
                          INCA
            WIDTHA175
                          INCA
            WIDTHA150
            WIDTHA125
                          INCA
                          BCLR 4, PRTB
            WIDTHA100
                                          ; Disable trasmit point
25
                          BSET 5.PRTB
                                          ; Disable transmit latch
                          CLI
                                          ; Enable interrupts again
                          RTS
            GETBIT2
                          LDX #$D7
                                          ;Code of start transmittion
30
                         STX PRTB
                                          ; 0.0uSec Start transmition
                          CLRA
                                          ; 1.5uS
                                          ; 3.0uS
; 4.5uS
                          CLRA
                          CLRA
                          CLRA
                                          ; 6.0uS
                                          ; 7.5uS
35
                          CLRA
                          NOP
                                          : 8.5uS
                          BRCLR 2, PRTA, WIDTHA100
                                                   ; 10.0uS (or less)
                         BRCLR 2.PRTA,WIDTHA125
                                                   ; 12.5uS
                                                   ; 15.0uS
                          BRCLR 2,PRTA,WIDTHA150
40
                          BRCLR 2,PRTA,WIDTHA175
                                                   ; 17.5uS
                         BRCLR 2, PRTA, WIDTHA200
                                                   ; 20.0uS
                         BRCLR 2,PRTA,WIDTHA225
                                                   ; 22.5uS
                         BRCLR 2, PRTA, WIDTHA250
                                                   ; 25.0uS
                         BRCLR 2,PRTA,WIDTHA275
                                                   ; 27.5uS
                                                   ; 30.0uS
                         BRCLR 2, PRTA, WIDTHA300
45
                         BRCLR 2, PRTA, WIDTHA325
                                                     32.5uS
                                                   ;
                         BRCLR 2, PRTA, WIDTHA350
                                                     35.0uS
                         BRCLR 2, PRTA, WIDTHA375
                                                     37.5uS
                         BRCLR 2, PRTA, WIDTHA400
                                                   ; 40.0uS
                         BRCLR 2, PRTA, WIDTHA425
                                                   ; 42.5uS
50
                                                    ; 45.0uS (or more)
                         BRA WIDTHA450
            GETBIT3
                         LDX #$D7
                                         ;Code of start transmittion
                         STX PRTB
                                         ; 0.0uSec Start transmition
                         CLRA
                                          ; 1.5uS
55
                         CLRA
                                          ; 3.0uS
```

```
; 4.5uS
                              CLRA
                              CLRA
                                               ; 6.0uS
                              CLRA
                                               ; 7.5uS
 5
                                               ; 8.5uS
                              NOP
                              BRCLR 3, PRTA, WIDTHA100
                                                         ; 10.0uS (or less)
                              BRCLR 3, PRTA, WIDTHA125
BRCLR 3, PRTA, WIDTHA150
                                                         ; 12.5uS
                                                         ; 15.0uS
                              BRCLR 3.PRTA.WIDTHA175
                                                         ; 17.5uS
10
                              BRCLR 3, PRTA, WIDTHA200
                                                         ; 20.0uS
                              BRCLR 3, PRTA, WIDTHA225
                                                         ; 22.5uS
                              BRCLR 3.PRTA.WIDTHA250
BRCLR 3.PRTA.WIDTHA275
                                                         ; 25.0uS
                                                         ; 27.5uS
                              BRCLR 3, PRTA, WIDTHA300
                                                           30.0uS
                                                         ;
                              BRCLR 3.PRTA, WIDTHA325
15
                                                           32.5uS
                              BRCLR 3, PRTA, WIDTHA350
                                                         ; 35.0uS
                              BRCLR 3, PRTA, WIDTHA375
                                                         : 37.5uS
                                                         ; 40.0uS
                              BRCLR 3.PRTA.WIDTHA400
                              BRCLR 3, PRTA, WIDTHA425
                                                         ; 42.5uS
20
                              BRA WIDTHA450
                                                         ; 45.0uS (or more)
               GETBIT4
                              LDX #$D7
                                              ;Code of start transmittion
                              STX PRTB
                                              ; 0.0uSec Start transmition
                              CLRA
                                              ; 1.5uS
25
                              CLRA
                                              ; 3.0uS
                                              : 4.5uS
                              CLRA
                              CLRA
                                              ; 6.0uS
                              CLRA
                                              ; 7.5uS
                                              : 8.5uS
                              NOP
30
                              BRCLR 4, PRTA, WIDTH100
                                                       ; 10.0uS (or less)
                              BRCLR 4, PRTA, WIDTH125
                                                       ; 12.5uS
                              BRCLR 4, PRTA, WIDTH150
                                                       ; 15.0uS
                              BRCLR 4, PRTA, WIDTH175
                                                       ; 17.5uS
                              BRCLR 4,PRTA,WIDTH200
                                                       ; 20.0uS
35
                              BRCLR 4.PRTA,WIDTH225
                                                       ; 22.5uS
                              BRCLR 4.PRTA,WIDTH250
                                                       ; 25.0uS
                                                       ; 27.5uS
                              BRCLR 4, PRTA, WIDTH275
                              BRCLR 4, PRTA, WIDTH300
                                                       ; 30.0uS
                              BRCLR 4, PRTA, WIDTH325
                                                       ; 32.5uS
40
                              BRCLR 4, PRTA, WIDTH350
                                                       ; 35.0uS
                              BRCLR 4, PRTA, WIDTH375
                                                       ; 37.5uS
                             BRCLR 4.PRTA,WIDTH400
                                                       ; 40.0uS
                             BRCLR 4, PRTA, WIDTH425
                                                       ; 42.5uS
                             BRA WIDTH450
                                                       ; 45.0uS (or more)
45
               GETBIT5
                             LDX #$D7
                                              ;Code of start transmittion
                             STX PRTB
                                              ; 0.0uSec Start transmition
                             CLRA
                                              : 1.5uS
                             CLRA
                                              ; 3.0uS
50
                                              ; 4.5uS
                             CLRA
                             CLRA
                                              ; 6.0uS
                                              ; 7.5uS
                             CLRA
                                              ; 8.5uS
                             NOP
                             BRCLR 5, PRTA, WIDTH100 ; 10.0uS (or less)
55
```

```
BRCLR 5, PRTA, WIDTH125
                                                      ; 12.5uS
                             BRCLR 5, PRTA, WIDTH150
                                                       ; 15.0uS
                                                       ; 17.5uS
                             BRCLR 5, PRTA, WIDTH175
 5
                             BRCLR 5, PRTA, WIDTH200
                                                         20.0uS
                             BRCLR 5.PRTA WIDTH225
                                                         22.5uS
                             BRCLR 5, PRTA, WIDTH250
                                                         25.0uS
                                                       ;
                             BRCLR 5, PRTA, WIDTH275
                                                       ; 27.5uS
                             BRCLR 5, PRTA, WIDTH300
                                                       ; 30.0uS
 10
                             BRCLR 5,PRTA,WIDTH325
BRCLR 5,PRTA,WIDTH350
                                                         32.5uS
                                                         35.0uS
                             BRCLR 5, PRTA, WIDTH375
                                                         37.5uS
                                                      ; 40.0uS
                             BRCLR 5, PRTA, WIDTH400
                                                      ; 42.5uS
                             BRCLR 5, PRTA, WIDTH425
                                                       : 45.0uS (or more)
15
                             BRA WIDTH450
               WIDTH450
                               INCA
               WIDTH425
                               INCA
               WIDTH400
                               INCA
               WIDTH375
                               INCA
20
               WIDTH350
                               INCA
                               INCA
               WIDTH325
                               INCA
               WIDTH300
               WIDTH275
                               INCA
                               INCA
               WIDTH250
25
               WIDTH225
                               INCA
               WIDTH200
                               INCA
                               INCA
               WIDTH175
               WIDTH150
                               INCA
               WIDTH125
                               INCA
30
                               BCLR 4, PRTB
              WIDTH100
                                                ; Disable trasmit point
                                              ; Disable transmit latch
                             BSET 5,PRTB
                             CLI
                                              ; Enable interrupts again
                             RTS
35
               GETBIT6
                             LDX #$D7
                                              ;Code of start transmittion
                             STX PRTB
                                              ; 0.0uSec Start transmition
                                             ; 1.5uS
                             CLRA
                                             ; 3.0uS
                             CLRA
                                              ; 4.5uS
                             CLRA
                                             : 6.0uS
                             CLRA
40
                                             ; 7.5uS
                             CLRA
                             NOP
                                              ; 8.5uS
                                                      ; 10.0uS (or less)
                             BRCLR 6, PRTA, WIDTH100
                                                      ; 12.5uS
                             BRCLR 6, PRTA, WIDTH125
                             BRCLR 6.PRTA.WIDTH150
                                                      ; 15.0uS
45
                             BRCLR 6, PRTA, WIDTH175
                                                      ; 17.5uS
                                                      ; 20.0uS
                             BRCLR 6, PRTA, WIDTH200
                             BRCLR 6.PRTA, WIDTH225
                                                      ; 22.5uS
                                                      ; 25.0uS
                             BRCLR 6, PRTA, WIDTH250
                             BRCLR 6, PRTA, WIDTH275
                                                      ; 27.5uS
50
                             BRCLR 6, PRTA, WIDTH 300
                                                      ; 30.0uS
                             BRCLR 6, PRTA, WIDTH325
                                                        32.5uS
                             BRCLR 6.PRTA.WIDTH350
                                                      ; 35.0uS
                             BRCLR 6, PRTA, WIDTH375
                                                        37.5uS
                                                      ; 40.0uS
                             BRCLR 6, PRTA, WIDTH400
55
```

```
BRCLR 6, PRTA, WIDTH425 : 42.5uS
5
                     BRA WIDTH450
                                               ; 45.0uS (or more)
       GETBIT7
                     LDX #$D7
                                      ;Code of start transmittion
                     STX PRTB
                                      ; 0.0uSec Start transmition
                     CLRA
                                      ; 1.5uS
                                     ; 3.0uS
; 4.5uS
                     CLRA
10
                     CLRA
                                      : 6.0uS
                     CLRA
                                      ; 7.5uS
                     CLRA
                     NOP
                                      8.5uS
                     BRCLR 7, PRTA, WIDTH100 ; 10.0uS (or less)
15
                     BRCLR 7, PRTA, WIDTH125
                                              ; 12.5uS
                                              ; 15.0uS
                     BRCLR 7,PRTA,WIDTH150
                     BRCLR 7,PRTA,WIDTH175
                                              ; 17.5uS
                     BRCLR 7,PRTA,WIDTH200
                                              ; 20.0uS
                     BRCLR 7, PRTA, WIDTH225
                                              ; 22.5uS
                                              ; 25.0uS
                     BRCLR 7,PRTA,WIDTH250
20
                     BRCLR 7.PRTA.WIDTH275
                                              ; 27.5uS
                     BRCLR 7.PRTA.WIDTH300
BRCLR 7.PRTA.WIDTH325
                                              ; 30.0uS
; 32.5uS
                     BRCLR 7, PRTA, WIDTH350
                                              : 35.0uS
                     BRCLR 7,PRTA,WIDTH375
                                                37.5uS
25
                                              ; 40.0uS
                     BRCLR 7.PRTA, WIDTH400
                     BRCLR 7, PRTA, WIDTH425
                                              ; 42.5uS
                     BRA WIDTH450
                                              ; 45.0uS (or more)
                     LDA INSTBUF+3
       REPRXCARDS
30
                     STA REPRXADDR
                                       ;Start loop from couple cards INSTBUF+3
                     LDA INSTBUF+4
                     STA TOREPRXADDR ; to cards INSTBUF+4
                     BSET 6, CMDCODE ; Ready to recieve next command
       REPRXCARDSLP LDA REPRXADDR
35
                     ORA #$F0
                     SEI
                     STA PRTB
                                       ;Store REN address
                     BSET O,PRTC
                                       ;Enable REN latch for writing REN address
                     NOP
                     BCLR 0,PRTC
                                       ;Disable REN latch
40
                     CLI
                     JSR REP2RXCARD
                     LDA #$80
                     JSR SCFAPPEND
                                       ;Start transmittion of new cards connectivity
                     LDA ID
45
                     JSR SCFAPPEND
                                      ; transmit ID
                     LDA #11
                                      ;Command code
                     JSR SCFAPPEND
                     LDA REPRXADDR
                                      :RX enable address
                     JSR SCFAPPEND
                     LDA BYRCV
                                      ;RX present status
50
                     JSR SCFAPPEND
                     TST BYRCV
                                      ; Is non of 2 cards present?
                     BEQ REPRXNEXT
                                     ;if not present continue to next 2 cards
                     LDX #0
```

```
REPRXSCLOOP LDA PYRCV,x
                                     ; Loop to send all column core connectivity
                    JSR SCFAPPEND
                   TNCX
                                     ; Next column
                   CPX #8
                                     ; last column?
                   BNE REPRXSCLOOP ; No - continue to next
      REPRXNEXT
                   LDA REPRXADDR
                   CMP TOREPRXADDR : REPRXADDR = TOREPRXADDR ?
10
                   BEQ REPRXEND
                                     ; if yes last card reported
                   LDA #1.
                   JSR SCFAPPEND
                                     ; 1 means more cards to transmit
                   LDA CMDCODE
                   CMP #$80
                                    ; Recieved stop command?
15
                   BEQ REPRXEND
                                    ; if yes, stop reporting scanning
                   INC REPRESADDR
                                     ; Next couple cards enable
                   BRA REPRXCARDSLP
      REPRXEND
                   LDA #0
                   JSR SCFAPPEND
                                    ; 0 means end of message
20
      ; Report couple reciver cards connectivity (no dry contact)
      ; Set the address of REN# before using this subroutine
      ; it check if card connected by reading RL (PRTA) before
25
      ; any transmittion/selecting and if PRTA=$FF no card present,
        $00 both cards present and $0F or $F0 is one of cards connected.
        (other values indicate noise or hardware failure)
      ; If the card present check connectivity of it's point by selecting
       column of receiving (turning the column NPN on), wait RXREL time
      ; and than turning the NPN off, after turning off each connected point; will read 1 (PRTA) for many uSec because of increasing voltage in
30
      ; input of RCVAMP (see schematics)
       it returns:
       BYRCV = NOT RL[0..7] before any YRCV select
      ; if equal $00 no card of couple present and don't continue
35
      ; to calculate PYRCV+[0..7]
      ; PYRCV+x = a byte of data of PRTA*BYRCV after turn off YRCV select
      ; it should read 1 if and only if point connected to core and card present
      ; x equals the column number of selecting
      ; Modifies AC, XR, TMP1, TMP2
40
     REP2RXCARD
                   LDX #7
     REPRXCLR
                   CLR PYRCV,x
                                    ;Clear PYRCV (No coil connected)
                   DECX
                   BPL REPRXCLR
                                    ; also gives short delay
                   JSR GETPRTA
                                    ; Get PRTA silently, set I-flag
                   CLI
                                    : Clear I-flag
45
                   COMA
                                    ;AC = NOT AC (for each bit)
                   STA BYRCV
                   BEQ REPRIRTS
                                    ;No card present, return
                   LDX #0
                                    ;Start yrcv loop from column 0
                   STX REPRXCOL
50
     REPRXYLOOP
                   LDX REPRXCOL
                                    :XR = Column to select
                   JSR TWOPOWERX
                                    AC = 2^XR
                                    ;YRCV latch write
                   LDX #2
                   JSR LATCHWR
                                    ;Turn column x off YRCV on (effect TMP1.TMP2)
                   GO TIMER RXREL
```

```
WAIT_TIMER
                                                                  ; Wait RXREL time for RCVAMP to relax
                                         LDA REPRXCOL
10
                                         ORA #SEO
                                         STA PRTB
                                         SEI
                                         BCLR 7, PRTB
                                         NOP
                                         BSET 7.PRTB
                                         NOP
15
                                         NOP
                                         NOP
                                         NOP
                                         NOP
                                         LDA PRTA
                                                                  ;About 9.0 uSec after turning NPN off
                                         NOP
20
                                         NOP
                                         NOP
                                         NOP
                                         NOP
                                         NOP
                                         LDX REPRXCOL
                                         AND PRTA
                                                                 :Again after 18. OuSec To prevent effect of narrow noise
25
         pulse
                                         AND RYRCV
                                         STA PYRCV,x
                                         CLI
                                         INC REPRACOL
                                         LDX REPRXCOL
                                         CPX #8
30
                                         BNE REPRXYLOOP
                                         GO_TIMER RXREL
                                        WAIT_TIMER
                                                                 ; Wait to ensure relax of RCVAMP before other actions
                     REPRIRTS
                                        RTS
                       Transmit at sepcified point repeatedly (pulses), Useful for osciloscope check (Use TEN for trigger)
35
                       Command format from RS-232:
                        (idle) .ID,9,7.RX y-rcv select latch,
                       TX y-driver latch, transmitter address (TA),TON,TOFF

TON - time transmitter on (on time = 3uSec*TON+4uSec), (0 counts 256)

TOFF - time transmitter off (off time = 3uSec*TOFF+13.5uSec) (0 counts 256)

The scanner will repeatedly transmit at the specified point
40
                             until recieved it's ID or 128 from the terminal
                     ; until recieved it's ID or 128 from the terminal;
; When start sending pulses it will send terminal:
; 128,ID,9,1,0
; When stopped: 128,ID,9,0
; Note that the interupts may occure while sending pulses, so
; sometimes a pulse will be longer than allowed
; WARNING: DUTY CYCLE SHOULD NOT BE OVER 40% BECAUSE OF POWER DISPATION
45
                                     OF TRANSMITTER RESISTOR!
                     TESTPOINT
                                                              ; Choose Transmitter y-driver latch
                                        LDX #2
                                        LDA INSTBUF+3
                                                             : Y-rcv select latch data
                                        JSR LATCHWR
                                                               ; Write it to latch
                                        LDX #1
                                                               ; Choose Transmitter y-driver latch
                                        LDA INSTBUF+4 ; Y-drv latch data
50
```

26

55

5		JSR LATCHWR ; Write it to latch
		LDX #0 ; Choose transmitter latch
		LDA INSTBUF+5 : Transmitter latch data (TA)
		JSR LATCHWR ; Choose transmitter
		CLR INSTBUF ; Reset instruction buffer
40		LDA #\$80 ; Send 128 at start of message
10		JSR SCFAPPEND : Send it
		LDA ID
		JSR SCFAPPEND : Send ID
		LDA #9
		JSR SCFAPPEND : Send command code
15		LDA #0
		JSR SCFAPPEND ; Send end of message (means start TESTPOINT)
		LDA #SE7
		STA PRTB ;Set address to TEN output, DATA 0
		BCLR 5.PRTB ; Enable writing to transmitter latch
		BCLR NDSR, PRTC ; Ready to recieve data from RS-232 (DSR)
20	TESTPLOOP	BSET 4, PRTB : Transmitter Enable (TEN)
		LDX INSTBUF+6
	TESTPDEL1	DECX ;Delay before stop tranmitter
		BNE TESTPDEL1
		BCLR 4,PRTB
		LDX INSTBUF+7
25	TESTPDEL2	DECX
		BNE TESTPDEL2
		LDA SCITA
		CMP SCITEA : Test if anything to transmit
		BEQ TESTPHSEND ; If SCBUF empty continue
30		BRSET NDTR, PRTC, TESTPNSEND; Check if Data Set Ready
		JSR SENDDATA ;Sending data if terminal ready
		; to start interputs of transmitter
	TESTPNSEND	BRCLR RDRF,SCSR,TESTPLOOP; Continue if didn't received anything
		; From RS-232 LDA SCDR : Check data recieved
35		CMP ID ; Is data recieved for this scanner ID BEO TESTPSTOP ; If yes end of TESTPOINT
		CMP #\$80 ; Or if recieved for all scanners
		BEQ TESTPSTOP
		BSET RWU.SCCR2 : If not sleep SC reciever until line idle
		BRA TESTPDEL2
40	TESTPSTOP	BSET 6.INSTBUF+1; Mark that ready to recieve next instruction
	165115101	BSET NDSR, PRTC ; RS-232 not DSR
		LDA #\$80 ; Send 128 at start of message
		JSR SCFAPPEND : Send it
		LDA ID
		JSR SCFAPPEND : Send ID
<b>4</b> 5		LDA #9
		JSR SCFAPPEND : Send command code
		LDA #1
		JSR SCFAPPEND ; Send test point over
		LDA #O
50		JSR SCFAPPEND ; Send end of message
		RTS

```
; Latches initialization
5
               ; (TX=00, Y-SELECT#,Y-DRIVER#=FF)
               : Modifies TMP1, TMP2, AX, XR
                             CLRA
               LAINIT:
                             CLRX
                             JSR LATCHWR ; TX Disable (latch 0)
                             CLRA
10
                             LDX #2
                             JSR LATCHWR ; RX Y-SELECT OFF (latch 2)
                             CLRA
                             LDX #1
                             JSR LATCHWR ; TX Y-DRIVER OFF (latch 1)
15
                             RTS
                ; READ ID OF MCU (serial read of PD7 to ID)
                ; Modify AC, XR
20
                             LDX #$F7
               GETID:
               IDLOOP1:
                             STX PRTB
                             LDA PRTD
                            LSLA
                             ROL ID
25
                             DECX
                             CPX #$EF
                             BNE IDLOOP1
                             RTS
30
                ; Function for writing data to latch
                ; AC = data
                ; XR = 0 for transmiter latch
                       1 for Ydriver latch
                       2 for Yreciever select latch
35
                       3 (or more) for I/O unit latch
                ; modify TMP1=0.TMP2
                             STA TMP1
                LATCHWR:
                             STA TMP2
40
                             LDA #$07
                             LSL TMP1
                LALOOP1:
                             BCC LADTO
                                            ; data is 1
                             ORA #$10
                                            ; all write disabled
                             ORA #$E0
                LADTO:
45
                             STA PRTB
                             TSTX
                             BNE LA1
                             BCLR 5,PRTB
                                            ; WRO (TA[0..6],TE)
                             BRA LAWD
50
                LA1
                             CPX #1
                             BNE LA2.
                                            ; WR1 (YDRV#[0..7])
                             BCLR 6,PRTB
                             BRA LAWD
                             CPX #2
                LA2:
55
                             BNE LA3
```

```
BCLR 7.PRTB
                               ; WR2 (YRCV#[0..7])
                 BRA LAWD
                 BSET 1.PRTC
                              ; WRO (I/O CARD LATCH)
     LA3:
5
     LAWD:
                 STA PRTB
                              : Write Disable all controler latches
                              ; Write Disable I/O latch
                 BCLR 1,PRTC
                 AND #$07
                 DECA
                 BPL LALOOP1
10
                 LDA TMP2
                 RTS
     ****
     ;AC=2 XR
15
     :Modifies AC,XR
                 LDA #1
     TWOPOWERX
     TWOPOWLP
                 DECX
                 BMI TWOPOWRTS
                 LSLA
                         ;AC=AC*2
20
                 BRA TWOPOWLP
     TWOPOWRTS
                 RTS
     ****
      :TIMER PROCEDURES
25
      ***
      ;TIMER interupt
     QTIMER:
                 RTI
                                ; TMP
30
     *******
     :Next Transmit TIMER
     ;Until TOCF bit is set don't transmit again.
     ; used to ensure relaxing of oscilation from previos
35
      transmit or column select in reciever!
      ;Time set to (AC*256+RX)*(2uSEC) (Must be > 20uSEC)
     ; (if previous time defined not over yet,
      ; define the new time - assuming it is longer.)
     ;Modifies AC,RX,TMP1
40
     NTTIMER:
                ADD TACH
                              ;Start count from alternate counter
                STA TMP1
                              :Timer hi
                AXT
                ADD TACL
                BCC NTTOK1
45
                INC TMP1
                              :Add carry to timer hi
     NTTOK1:
                 TAX
                LDA TMP1
                STA TOCMPH
                LDA TSR
                              :Read status register to clear it
50
                 STX TOCMPL
                RTS
      : Serial communication
55
```

```
5
       ; Serial Communication Initialization
         including: set buad rate, interupt enable, reset buffer
       ; baud rate: 9600, M flag set to 9 data bits (8 data + 1 parity)
10
       ; Send zero byte to terminal
        Modifies AC
       SCINIT
                    LDA #$04
                                    ; Disable all SCI interupts.TE
                                    ; and Enable reciever (RE)
                                    : (Transmitter disabled)
                    STA SCCR2
                    BSET NDSR.PRTC
                                   ; Not DSR, RS-232 not ready - yet
15
                    BSET M,SCCR1
                                    ; 8 bit data + 1 bit parity
                    BCLR WAKE, SCCR1 ; Wake up method is idle line detect
                    LDA #$30
                                    ; set buad rate to 9600Hz (4.0MHz crystal ?)
                    STA SCBRR
                    CLR SCITA
                                    ; Reset SCI buffer
                    CLR SCITEA
20
                    CLR INSTBUF
                    LDA #$40
                    STA CMDCODE
                                    ; Ready to recieve instruction
                    RTS
25
       ; Store I flag and set it
                   BIL OKI1
       STOREI
                    BCLR O, TSTORE
                    SEL
                    RTS
       OKI1
                    BSET 0,TSTORE
30
                    RTS
       ; Clear I flag after STOREI if it was high
       RESTOREI
                   BRSET 0,TSTORE,OKI2
                    CLI
35
       OKI2
                    RTS
       ****
       : Serial Communication Interupt
                    JSR SENDDATA
       QSCI
                    RTI
40
       ; SC Change to data transmit mode
       ; Change ONLY IF SCBUF NOT EMPTY!
       ; turn of RS-232 DSR, Disable reciver, enable transmitter and
       ; send first data from buffer
45
       ; NOTE: TO START TRANSMIT FILL (1 byte at least) SCBUF BEFORE USING THIS ROUTINE
       ; Modifies AC, XR, QTMP1
       ; append data byte to SC transmit buffer
       ; data passed by AC
50
       ; it also try to send data if possible
       ; SET I FLAG BEFORE CALLING THIS SUBROUTINE TO DISABLE INTERUPTS
       ; Modifies TMP1 (=XR), TMP2 (=AC)
```

```
5
        ; set carry if no space for more data (no send)
                     STX TMP1
       SCAPDATA
                     STA TMP2
                     JSR SCFINDFREE
                                     :Check if buffer full
                     BEQ SCNOFREE
10
                     LDA TMP2
                                      :Restore data to accumulator
                                      ; load transmitter data end of buffer point
                     LDX SCITEA
                     STA SCBUF.x
                                      :Store data in buffer
                     INCX
                     CPX #SCBUFSIZE
                     BNE SCAPOK1
15
                     CLRX
       SCAPOK1
                     STX SCITEA
                                      ;set new end of buffer address
                     JSR SENDDATA
                                      This send data if possible (Terminal Ready,
                                      ; Transmit register free etc.)
                                      ; This also activate interupt if first transmition
                     CLC
20
                     LDA TMP2
                     LDX TMP1
                     RTS
                                      ;Send data if possible
       SCNOFREE
                     JSR SENDDATA
                     LDA TMP2
                                      :Restore registers
                     LDX TMP1
25
                                      :Carry indicates no free space in buffer for data
                     SEC
                     RTS
        ; append data byte to SC by using SCAPDATA (look above)
         but here if buffer full
30
        ; retry to append until success or recieved STOP command from terminal
          (SC Forced appending data)
        ; Data passed by accumulator
         Modifies TMP1(=XR) ,TMP2(=AC)
                                      ; Prevent interupts during send data
                     JSR STOREI
        SCFAPPEND
                                                     TMPORARY!!!
                                       ; Store XR
                     STX TMP1
35
                     LDX CMDCODE
                                       ; Load command in instruction buffer
                     CPX #$80
                                        Compare to stop command
                                       : Recieved STOP command, Return without transmit
                     BEQ SCFAPRTS
                     LDX TMP1
        RSCFAP
                     SEI
                                      ; Try appending data and store XR in TMP1
                     JSR SCAPDATA
40
                                       ; Succeed, (SC transmit buffer not full)
                     BCC SCFAPRTS
                     CLI
                     BRCLR NDTR, PRTC, RETRYAP ; If terminal can't recieve try
                                      ; recieving instruction from terminal
                     JSR READDATA
                     LDX INSTBUF+1
                                         Load command in instruction buffer
45
                     CPX #$80
                                         Compare to stop command
                                       ; Recieved STOP command, Return
                     BEQ SCFAPRTS
                                         Restore XR
                     LDX TMP1
        RETRYAP
                     BRA RSCFAP
                                         Next try to transmit
                                       ; Restore XR
        SCFAPRTS
                     LDX TMP1
                     JMP RESTOREI
                                       : Restore value of I flag
50
        ;Find (calculate) free space in SC buffer
```

```
5
       ; (return answer in AC)
       :Modifies AC, Z=1 If place available
      SCFINDFREE
                   LDA SCITA
                    SUB SCITEA
                    BHI SCPLUS
10
                    ADD #{ SCBUFSIZE-1 }
                    RTS
      SCPLUS
                    SUB #1
                    RTS
15
       ; send data to rs232 sci, use 9th data bit as even parity bit
       ; If transmit data register full
       ; suspend sending data until next call to this subroutine
       : If SCBUF empty or DTR, change to receive mode
: SET I FLAG BEFORE CALLING THIS SUBROUTINE TO DISABLE INTERUPTS
       ; Modifies AC,XR,QTMP1
20
       SENDDATA
                    BRSET TC, SCSR, SCTC
                                            ; If transmit completed skip check of
                                            ; transmit register
                    BRCLR TDRE.SCSR,SDRTS ; Transmit register not empty, no sending
      SCTC
                    LDX SCITA
                                      ; load current transmit offset address
                    CPX SCITEA
                                      ; check if reached end address
                                       ; If end goto transmit disable (end of transmition)
                    BEO SCIDIS
25
                    BRCLR NDTR, PRTC, OKSEND ; if terminal ready goto OKSEND
                                     ; No more data in buffer to transmit:
      SCTDIS
                    BCLR TIE, SCCR2
                                      ; Disable transmitter interupts
                                      ; Disable transmitter
                    BCLR TE, SCCR2
                    RTS
                    LDA SCBUF.x
                                      ; load data to send
       OKSEND
30
                                      ; write data to SC data register
                    STA SCDR
                    JSR CHECKPARITY
                    BCS SETPARITY
                                      : ODD
                    BCLR 6.SCCR1
                                      ; clear even parity bit
                    BRA SENDOK1
                                      ; set even parity bit
       SETPARITY
                    BSET 6.SCCR1
35
                                       ; SC Transmitter Enable
                    BSET TE, SCCR2
       SENDOK1
                                        : Enable SC transmit interupt
                    BSET TIE,SCCR2
                    LDX SCITA
                    CPX #{ SCBUFSIZE-1 }
                                              ; check if reached end of buffer
                    BNE SENDOK2
                                      ; reached buffer end address
40
                    LDX #SFF
                                      ; set address to start of buffer
       SENDOK2
                    INCX
                                   ; set to next address to send
                    STX SCITA
       SDRTS
                    RTS
45
       ; Recieve data from terminal (not interupt)
       ; If after DSR line steel idle, return
       ; Else recieve all message or return if message regarding
       ; other ID
       : Modifies AC, XR, TMP1
                    BRSET 6.CMDCODE.OKREAD ; check if ready to recieve command
50
       READDATA
                                      : Not ready to recieve next command
       READDATARTS
                    RTS
                    LDA SCSR
       OKREAD
```

5		
10	WAITDATA WAITDT1	AND #%00110000 ; Check only RDRF and IDLE  CMP #%00100000 ; If data recieved and line not idle yet  BEQ READDATARTS ; Ignore message and wait for idle line  LDA SCDR ; Access to data register to clear status register  BCLR NDSR.PRTC ; Data Set Ready - inform RS-232 terminal to send  CLR INSTBUF ; Reset instruction buffer  LDA #SFF  STA INSTBUF+2 ; Mark length of message  LDA #\$40  STA CMDCODE  CLRX  BRSET RDRF.SCSR.DATARCV ; Loop wait about 7 mSec for data  BRSET IDLE.SCSR.CHECKLEN ; exit loop: if line idle (end of message  message or recieved data)
20	WAITLOOPDT	LDA #S08 SUB #1 BNE WAITLOOPDT : Delay DECX
25	DATARCV	BNE WAITDT1 JMP CHECKLEN ; No new data after delay, Check length of message BRSET 1,SCSR,SCERROR ; Framing Error BRSET 3,SCSR,SCERROR ; Overrun Error LDA SCDR ; Read Recieved Data LDX INSTBUF ; Read Offset to store new data CPX #INSTBUFSIZE BEQ SCERROR ; Not enough place in buffer for new data
30		STA TMP1 ; Store data in temporary ram  JSR CHECKPARITY ; Set Carry if even parity should be 1  BCS RCVODD  BRSET 7,SCCR1,SCERROR ; Parity error
35 40	RCVODD RCVDATAOK1	BRA RCVDATACKI BRCLR 7, SCCR1, SCERROR ; Parity error LDX INSTBUF BNE RCVDAT1 ; Check if first byte of data in message ; First byte is ID of card BRSET 7, TMP1, SCIDENT ; Instruction regarding all cards LDA ID ; Check if regarding this scanner (by ID) AND #\$3F CMP TMP1 BEQ SCIDENT ; OK, continue recieve rest of message BSET RWU, SCCR2 ; Reciever go sleep until next time line is idle JMP ENDDATARCV ; Data recieved not regarding this scanner
	SCERROR	; Ignore message  BSET 5.INSTBUF+1 ; Set error bit  BSET RWU.SCCR2 ; Reciever go sleep until next time line is idle
45	SCIDENT RCVDAT1	JMP ENDDATARCV : Ignore rest of message  LDA #1  STA INSTBUF  JMP WAITDATA ; Continue read data  LDA TMP1 ; Load data to AC  STA INSTBUF,x ; Store data to instruction buffer
50		INCX STX INSTBUF ; Points next place to put data DECX CPX #1

```
5
                                       ; OK. Continue recieving data
                     BLS WAITDATA
                     CPX INSTBUF+2
                                       ; Message to long, ignore it
                     BHI SCERROR
                                       ; Continue read data
                     BNE WAITDATA
                     BSET 7.INSTBUF+1; Finished reading all data of this instruction
                     JMP ENDDATARCV
10
                                       ; Check lenght of message
       CHECKLEN
                     LDX INSTBUF
                     DECX
                     CPX INSTBUF+2
                                       ; message length ok
                     BEQ ENDDATARCV
                     BSET 5.INSTBUF+1; Error - message length not match
                                      ; Not DSR (RS-232 Data Set Ready = 0)
15
                     BSET NDSR, PRTC
       ENDDATARCV
       DATAREADRTS RTS
       ; Check Parity bit of accumulator ; set carry if odd, clear otherwise
20
       ; Modifies AC.XR
       CHECKPARITY LDX #$09
                                        ; calculating parity bit
                     DECX
       PEVEN
                                        ; all bits checked
                     BEQ PARITYEVEN
                     LSRA
                     BCC PEVEN
25
       PODD
                     DECX
                     BEQ PARITYODD
                     LSRA
                     BCS PEVEN
                     BRA PODD
       PARITYODD
                     SEC
30
                     RTS
       PARITYEVEN
                     CLC
                     RTS
```

35

40

45

50

#### Claims

5

15

30

35

50

Apparatus for providing an indication of the connection pattern of a multiplicity of data ports, pluralities of which are interconnected by conductors, said apparatus comprising:

signal transducer means operatively associated with at least some of said conductors at the ends thereof adjacent said data ports, at least one of said signal transducer means associated with at least one of said conductors being operative to impose a signal on a portion of said conductor and at least one of said signal transducer means associated with at least one of said conductors being operative to pick off said signal from said conductor;


means, connected to said transducer means, for identifying the existence of signal paths along said conductors between said pluralities of ports; and


output means, coupled to said means for identifying, for providing an output indication of said connection pattern produced by connection of said conductors to said pluralities of ports.


- Apparatus according to claim 1 and also comprising means for distinguishing signals passing along predetermined signal paths from signals passing along other signal paths, according to their phase.
- Apparatus according to claim 1 or claim 2 and also comprising means for distinguishing signals passing along predetermined signal paths from signals passing along other signal paths, according to their delay time constant.
- Apparatus according to any of claims 1 3 and also comprising means for distinguishing signals passing along predetermined signal paths from signals passing along other signal paths, according to their amplitude.
  - Apparatus according to any of claims 1 4 wherein at least some of said conductors are arranged in a
    plurality of cables, each cable including at least one of said conductors.
  - 6. Apparatus according to claim 5 wherein the plurality of cables comprise shielded cables and wherein said signal transducer means comprises induction means operatively associated with shielding of said shielded cables at the ends thereof adjacent said data ports, at least one of said induction means associated with each shielded cable being operative to impose a signal on said shielding of said cable and at least one of said induction means associated with each shielded cable being operative to pick off said signal from said shielding of said cable.
  - Apparatus according to any of claims 1 6 wherein said signal transducer means is operative to impose a signal on at least one conductor which does not carry any other signal.
  - 8. Apparatus according to any of claims 1 7 wherein said signal transducer means is operative to impose a signal on at least one conductor which may carry other signals and includes means for isolating said signal imposed thereby from said other signals, thereby to prevent unacceptable interference therewith.
- Apparatus according to any of claims 1 8 wherein said indication of said connection pattern of said data ports is provided automatically.
  - 10. Apparatus according to any of the preceding claims and also comprising visual indicators associated with each of said multiplicity of data ports and apparatus for simultaneously operating the visual indicators associated with interconnected data ports, thereby to provide a visible indication of the interconnection therebetween.
  - 11. Apparatus according to claim 10 and wherein said visual indicators are LEDs electrically associated with said induction means.
- 42. Apparatus according to any of the preceding claims and also comprising light source apparatus associated with each of said ports for providing a visible indication of pairs of interconnected ports.
  - 13. Apparatus according to claim 12 and also comprising manually controllable means for scanning said ports to provide indication of said pairs of interconnected ports by said light source apparatus.


- 14. A local area network comprising cabling interconnecting a plurality of workstations, said cabling comprising apparatus according to any of claims 1 13 wherein said conductors are used for selectable and removable interconnection between selected ones of said data ports.
- 15. A computer system comprising at least one main computer, a plurality of workstations and a local area network interconnecting said at least one main computer and said plurality of workstations, said local area network comprising:

apparatus according to any of claims 1 - 13 wherein the multiplicity of data ports includes at least one computer port and a plurality of user ports and wherein said conductors are used for selectable and removable interconnection between selected ones of said user ports and said at least one computer port, thereby providing an indication of the connection pattern of said at least one computer port and said user ports.














FIG.3












FIG.6A













FIG.7











FIG.9





























FIG.16




FIG.17



## **EUROPEAN SEARCH REPORT**

Application Number

EP 93 30 4514

Category	Citation of document with inc		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)	
X	GB-A-2 236 398 (CART	·····	1,5,7,9, 14,15	G01R31/02 H04L12/26	
	* abstract *			H04Q1/14	
v	* page 4, line 25 -	page 5, line 25 *		·	
Y A			6,8 2-4,13		
Y	AT-A-357 634 (GERASS	IMOS)	6,8		
	* page 3, line 5 - 1 * page 3, line 35 -	ine 8 *			
	^ page 3, line 35 ~	11ne 40 ^			
P,X	FR-A-2 680 067 (ALCA	TEL)	1,5,7, 9-15		
	* the whole document	*			
		· · · · · · · · · · · · · · · · · · ·			
				TECHNICAL FIELDS SEARCHED (Int. Cl.5 )	
				HO4L	
				HO4M	
				GO1R	
		•			
	The present search report has be	en drawn up for all claims  Date of completion of the search	1	Exemiser	
Prince of AERICH THE HAGUE		22 SEPTEMBER 1993		MIKKELSEN C.	
	CATEGORY OF CITED DOCUMEN	TS T: theory or princi			
X : pa Y : pa	rticularly relevant if taken alone rticularly relevant if combined with ano	after the filing ther D: document cited	E : earlier paient document, but published on, or after the filing date D : document cited in the application		
do	current of the same category chnological background	I.: document cited	I. : document cited for other reasons		
O: no	n-written disclosure ermediate document	& : member of the document	same patent fami	ly, corresponding	